Return to Motorola Directory | Return to Pool Catalog
User Manual
|
| GENERAL DESCRIPTION |
 Highlights
Motorola's MVME167 single board computer represents the pinnacle of functionality, flexibility, and performance in a CISC-based system. Based on the most powerful CISC microprocessor available, Motorola's MC68040, the MVME167 combines a microprocessor with the memory management and floating-point units to achieve 26 MIPS at 25 MHz and 40 MIPS at 33 MHz. This outstanding processing speed and floating-point performance makes the MVME167 an ideal solution for scientific and industrial applications.
The MVME167's compatibility with existing M68000 family software, including the UNIXµ SYSTEM V/68(tm) Operating System and the VMEexecµ Software Development Environment offers CISC-based software environments the ability to realize near RISC performance levels while maintaining object code-compatibility with existing software platforms.
Features
- 25 or 33 MHz MC68040 32-bit Microprocessor with 8KB of Cache, MMU, and FPU
- Full 32-bit Master/Slave VMEbus Interface
- High Performance DMA Supports VMEbus D64 and Local Bus Memory Burst Cycles
- 4, 8, 16, 32 or 64MB On-Board DRAM, Four-Way Interleaved, with Programmable Parity Checking or Error Checking and Correction (ECC) Option
- On-Board SCSI Interface with 32-bit Local Bus Burst DMA
- On-Board Ethernet Interface with 32bit Local Bus DMA
- Four 44-Pin Sockets for Up to 4MB On-Board ROM/EPROM
- Four EIA-232-D Serial Ports Implemented with Quad Serial I/O Processor
- 8-bit, Bidirectional, Centronics-Compatible Parallel Port
- Four 32-Bit Timers and One Watchdog Timer
- 8KB of NVRAM with Real-Time Clock/Calendar
- Remote RESET/ABORT/Status/ Control Functions
- UNIX SYSTEM V/68 and VMEexec Support
- Completely Programmable for Maximum Integration Flexibility
- Low Power Consumption - Less Than 20 Watts Typical
- 27.7 MIPS @ 25 MHz
- 36.8 MIPS @ 33 MHz
VMEbus Interface
Another design advantage of the MVME167 is the use of a second generation Application Specific Integrated Circuit (ASIC). The ASIC interfaces the MVME167 to the VMEbus for higher levels of quality, reliability, and functionality.
In addition to controlling the system's VMEbus functions, the VMEbus Interface ASIC also includes a local bus to/from VMEbus DMA controller, VME board support features, as well as Global Control and Status Register (GCSR) for microprocessor communications. The MVME167 also provides support for the VME D64 specification within the VMEbus interface, further enhancing system performance.
Transition Modules
Optional MVME712 Series Transition Modules are available to support the use of standard I/O connections for the MVME167 Series. These modules take the I/O connections for the peripherals on-board the MVME167 Series from the P2 connection of the module to a transition module that has industry standard connections.
Expansion Memory
Expansion memory is available for field upgrades. Two types of expansion are possible. The first requires replacing the existing memory mezzanine with a new module. The second requires the addition of a second mezzanine module, requiring a second VMEbus slot.
Development Software
Development software for the MVME167 series includes the on-board debugger/monitor firmware and driver packages for the UNIX SYSTEM V/68 and VMEexec environments. Object and source code is available for application development. Debugger/monitor firmware is included on the board.
The Motorola Commitment
With the MVME167, Motorola continues its commitment to meeting your needs with leading edge technology. Adherence to industry standards and open architecture provides the maximum in hardware and software compatibility, while facilitating system customization and expansion.
This commitment is evident in the MVME167. Combining the high performance of the MC68040 microprocessor and integral floating-point unit with its support of existing MC68000-based software, the MVME167 single board computer offers the widest range of flexibility, functionality, and performance available for today's systems integration and OEM marketplace.
|
| MVME167 Memory Map |
| Address Range |
Devices Accessed |
Port Size |
Size |
Software Cache Inhibit |
Notes |
| $00000000--DRAMsize |
User Programmable (On-Board DRAM) |
D32 |
DRAMsize |
No |
1,2 |
| DRAMsize--$FF7FFFFF |
User Programmable (VMEbus) |
D32/D16 |
3GB |
No |
3,4 |
| $FF800000--$FFBFFFFF |
ROM |
D32 |
4MB |
No |
1 |
| $FFC00000--$FFDFFFFF |
Reserved |
- |
2MB |
- |
5 |
| $FFE00000--$FFE1FFFF |
SRAM |
D32 |
128KB |
No |
| $FFE20000--$FFEFFFFF |
SRAM (repeated) |
D32 |
896KB |
No |
| $FFF00000--$FFFEFFFF |
Local I/O Devices |
D8-D32 |
1MB |
Yes |
3 |
| $FFFF0000--$FFFFFFFF |
User Programmable (VMEbus A16) |
D32/D16 |
64KB |
No |
2,4 |
Notes:
- On-board EPROM appears at $00000000 - $003FFFFF following a local bus reset. The EPROM appears at 0 until the ROM0 bit is cleared in the VMEchip2. The ROM0 bit is located at address $FFF40030 bit 20. The EPROM must be disabled at 0 before the DRAM is enabled. The VMEchip 2 and DRAM map decoders are disabled by a local bus reset.
- This area is user-programmable. The suggested use is shown in the table. The DRAM decoder is programmed in the MEM040 or MCECC chip, and the local-to-VMEbus decoders are programmed in the VMEchip2.
- Size is approximate.
- Cache inhibit depends on devices in area mapped.
- This area is not decoded. If these locations are accessed and the local bus timer is enabled, the cycle times out and is terminated by a TEA signal.
|
|
| MVME167 Series Ordering Information |
| Part Number |
Description |
| MVME167-01 |
25 MHz, 4MB DRAM, Parity |
| MVME167-02 |
25 MHz, 8MB DRAM, Parity |
| MVME167-03 |
25 MHz, 16MB DRAM, Parity |
| MVME167-04 |
25 MHz, 32MB DRAM, Parity |
| MVME167-31 |
33 MHz, 4MB ECC DRAM |
| MVME167-32 |
33 MHz, 8MB ECC DRAM |
| MVME167-33 |
33 MHz, 16MB ECC DRAM |
| MVME167-34 |
33 MHz, 32MB ECC DRAM |
Related Products
| Part Number |
Description |
| MVME712A |
4 DB-9 female serial port connectors, 1 RJ-11 connector, Centronics parallel port connector, and P2 adapter |
| MVME712AM |
Same as MVME712A, includes 2400 baud modem |
| MVME712B |
DB-15 Ethernet connector and SCSI connector |
| MVME712M |
4 DB-25 female serial port connectors, Centronics parallel port connector, DB-15 Ethernet connector, SCSI connector, and P2 adaptor |
| MVME712P2 |
P2 adaptor module from VME backplane to cabling for transition modules |
| MVME712-12 |
Same as MVME712A but with DIN connector at P2 for use with MVME946 chassis |
| MVME712-13 |
Same as MVME712-12, includes 2400 Baud Modem |
| M68N3TSBG167xx |
MVME167 Series Bug Source and Object Modules on Streaming Tape for use with UNIX SYSTEM V/68 |
| M88Y8TSS187xx |
MVME167/187 SCSI Source on Streaming Tape for use with UNIX SYSTEM V/68 |
| Note: |
xx indicates the firmware revision level |
Related Documentation
| Part Number |
Description |
| MC68040UM/AD |
MC68040 32-Bit CISC Microprocessor User's Manual |
| 68-MVME167SET |
Manual Set for use with the MVME167 |
| 68-1X7DS |
Includes User¹s Manuals for each of the peripheral controllers used on the MVME167 Series |
|
| Processor |
| Type |
MC68040 |
| Clock Frequency |
25 or 33 MHz |
| MIPS (Dhrystone 1.1) |
27.7 @ 25 MHz, 36.8 @ 33 MHz |
| MFLOPs |
3.5 @ 25 MHz, 4.5 @ 33 MHz |
|
| Memory |
| Parity Dynamic RAM |
|
4, 8, 16, 32 or 64MB |
|
2/3/0 (read no parity-parity/write) |
|
No parity: 4-1-1-1
Parity: 5-1-1-1
|
|
2-1-1-1 |
|
VMEbus/Local Bus |
| ECC Dynamic RAM |
|
4, 8, 16, 32 or 64MB |
|
3/0 (read/write) |
|
5-1-1-1 |
|
2-1-1-1 |
|
VMEbus/Local Bus |
| EPROM (32-pin PLCC) |
16 bit |
- # of Sockets (Max. Capacity)
|
4 (512K x 16) |
|
4MB |
|
| VMEbus (IEEE 1014) |
| Addressing Capabilities |
|
A16, A24, A32 |
| Data Transfer Capabilities |
|
D08, D16, D32, D64, BLK, UAT |
| Arbiter |
RR/PRI |
| Interrupt Handler |
IRQ 1-7 |
| Interrupt |
|
Any 1 of 7 |
| System Controller |
Yes, jumperable |
| Location Monitor |
4, LMA32 |
|
| SCSI Bus |
| Controller |
NCR53C710 |
| Asynchronous |
5.0MB/s |
| Synchronous |
10.0MB/s |
| Local Bus DMA |
Yes, with local bus burst |
|
| Ethernet |
| Controller |
i82596CA |
| Local bus DMA |
Yes |
|
| TOD Clock |
| TOD Clock Device |
M48T08; 8KB NVRAM |
|
| Timers |
| Timers |
Four 32-bit, 1µsec resolution |
|
| Serial Ports |
| Controller |
CD2401 |
| Console |
4(EIA-232-D DTE) |
| Async Baud Rate |
38.4K bps max. |
| Sync Baud Rate |
64K bps max. |
|
| Board Size |
| Card Height |
9.2 in. (233.4mm) |
| Card Depth |
6.3 in. (160.0mm) |
| Front Panel Height |
10.3 in (261.8mm) |
| Front Panel Width |
0.8 in. (19.8mm) |
|
| Power Dissipation |
| Maximum |
23 watts |
| + 5V +/- 5% |
4.5A (max.)
3.0A (typical @25 MHz) |
| + 12V +/- 10% |
1.0A (max., with off-board LAN transceiver) |
| -12V +/- 10% |
100 mA (typical) |
|
| Hardware Support |
| Multiprocessing Hardware Support |
4 Mailbox Interrupts, RMW, Shared RAM |
| Debug/Monitor (included) |
MVME167FW |
| Transition Module (opt.) |
MVME712 Series |
|
| Environmental |
| Temperature (operating) |
0°C to +55°C |
| Temperature (storage) |
-40°C to +85°C |
| Vibration (operating) |
6 Gs RMS, 20-2000 Hz Random |
| Altitude (operating) |
15,000 feet |
| Humidity (noncondensing) |
5% to 90% |
|
| Regulatories |
| Safety |
All printed wiring boards (PWB's) are manufactured by UL recognized manufacturers, with a flammability rating of 94V-0 |
|
| Demonstrated MTBF |
| Mean |
147,507 |
| 90% Confidence |
85,522 |
|
| Kernel and Operating System Software Support |
| Motorola, Inc. |
VMEexec
UNIX System V/68 |
| Emerge Systems, Inc. |
RTUX(tm) |
| Eyring, Inc. |
PDOSµ |
| Integrated Systems, Inc. |
pSOS+(tm) |
| Industrial Programming, Inc. |
MTOS(tm) |
| JMI Software Consultants, Inc. |
C EXECUTIVE(tm) |
| Lynx Real-Time Systems |
LynxOS |
| Microware System Corporation |
OS-9(tm), OS-9000(tm) |
| Ready Systems |
VRTX-32(tm) |
| RTMX-UniFlex, Inc. |
UniFLEXµ, RTMX |
| Wind River Systems |
VxWorks(tm) |
|
For assistance contact helpdesk@fnal.gov.
Information maintained by Mike Behnke; last modified on July 11, 2006.
(Address comments about page to prep-webmaster@fnal.gov.)
|
