# U. S. DEPARTMENT OF COMMERCE Patent and Trademark Office

# **CLASSIFICATION ORDER 1863**

JUNE 5, 2007

Project No. Y-7133

# The following classification changes will be effected by this order:

	Class	Subclass	Art <u>Unit</u>	Ex'r Search Room No.
Abolished:	None			
Established:	712	E9.001-E9.009, E9.01, E9.011-E9.019, E9.02, E9.021-E9.029, E9.03, E9.031-E9.039, E9.04, E9.041-E9.049, E9.05, E9.051-E9.059, E9.06, E9.061-E9.069, E9.07, E9.071-E9.079, E9.08, E9.081-E9.086	2183	ELEL0000

No other classes were impacted by this order.

This order includes the following:

- A. CLASSIFICATION MANUAL CHANGES,
- D. DEFINITION CHANGES AND NEW OR ADDITIONAL DEFINITIONS.

# **CLASSIFICATION ORDER 1863**

JUNE 5, 2007

Project No. Y-7133

**Project Leader:** Yen M. Nguyen

**Editor:** James E. Doyle, Jr.

Editorial Assistant: Louise Bogans

JUNE 2007

			OGNE 2007
1 2	PROCESSING ARCHITECTURE .Vector processor	208	INSTRUCTION DECODING (E.G., BY MICROINSTRUCTION, START ADDRESS GENERATOR, HARDWIRED)
3 4	<ul><li>Scalar/vector processor interface</li><li>Distributing of vector data to vector</li></ul>	209	.Decoding instruction to accommodate
5	registersMasking to control an access to data		plural instruction interpretations (e.g., different dialects, languages, emulation, etc.)
6	in vector registerControlling access to external vector data	210	Decoding instruction to accommodate variable length instruction or
7	Vector processor operation		operand
8	Sequential	211	Decoding instruction to generate an address of a microroutine
9	Concurrent	212	.Decoding by plural parallel decoders
10	.Array processor	213	.Predecoding of instruction component
11	Array processor element interconnection	214 215	INSTRUCTION ISSUING .Simultaneous issuance of multiple
12	Cube or hypercube	213	instructions
13	Partitioning	216	DYNAMIC INSTRUCTION DEPENDENCY CHECKING,
14	Processing element memory	210	MONITORING OR CONFLICT RESOLUTION
15 16	ReconfiguringArray processor operation	217	.Scoreboarding, reservation station, or
17	Application specific	218	aliasing
18	Data flow array processor	218 219	.Commitment control or register bypass .Reducing an impact of a stall or
19	Systolic array processor	219	pipeline bubble
20	Multimode (e.g., MIMD to SIMD, etc.)	220	PROCESSING CONTROL
21	Multiple instruction, Multiple data	221	.Arithmetic operation instruction
22	(MIMD)Single instruction, multiple data	222	processingFloating point or vector
	(SIMD)	223	.Logic operation instruction processing
23	.Superscalar	224	Masking
24	.Long instruction word	225	.Processing control for data transfer
25	.Data driven or demand driven processor	226	.Instruction modification based on
26	Detection/pairing based on destination, ID tag, or data	227	condition .Specialized instruction processing in
27	Particular data driven memory structure		support of testing, debugging, emulation
28	.Distributed processing system	228	.Context preserving (e.g., context
29	Interface		swapping, checkpointing, register windowing
30	Operation	229	.Mode switch or change
31	Master/slave	230	.Generating next microinstruction
32	.Microprocessor or multichip or multimodule processor having		address
33	sequential program controlHaving multiple internal buses	231	.Detecting end or completion of microprogram
34	Including coprocessor	232	.Hardwired controller
35	Digital Signal processor	233	Branching (e.g., delayed branch, loop
36	Application specific	0.7.4	control, branch predict, interrupt)
37	Programmable (e.g., EPROM)	234	Conditional branching
38 39	Offchip interfaceExternally controlled internal mode	235	Simultaneous parallel fetching or executing of both branch and
	switching via pin	236	fall-through pathEvaluation of multiple conditions or
40	External sync or interrupt signal		multiway branching
41 42	RISC Operation	237	Prefetching a branch target (i.e., look ahead)
43	Mode switching	238	Branch target buffer
200	ARCHITECTURE BASED INSTRUCTION	239	Branch target bufferBranch prediction
-	PROCESSING	240	History table
201	.Data flow based system	241	Loop execution
202	.Stack based computer	242	To macro-instruction routine
203	.Multiprocessor instruction	243	To microinstruction subroutine
204	, INSTRUCTION ALIGNMENT		
205	INSTRUCTION FETCHING		
206	.Of multiple instructions simultaneously		
207	.Prefetching		

<sup>#</sup> Title Change
\* Newly Established Subclass

<sup>@</sup> Indent Change & Position Change

# CLASS 712 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING (E.G., PROCESSORS)

JUNE 2007

	<b>'</b>		
	PROCESSING CONTROL	* E9.01	Micro-instruction address formation(EPO)
	.Branching (e.g., delayed branch, loop control, branch predict, interrupt)	* E9.011	Arrangements for next
244	<pre>Exeception processing (e.g.,   interrupts and traps)</pre>	* E9.012	micro-instruction selection (EPO)Micro-instruction selection based
245	Processing sequence control (i.e., microsequencing)	* E9.013	on results of processing (EPO)By address selection on input of
246	. Plural microsequencers (e.g., dual microsequencers)	* E9.014	storage (EPO)By instruction selection on output
247	<pre>Multilevel microcontroller (e.g.,   dual-level control store)</pre>	* E9.015	of storage (EPO)Micro-instruction selection not
300	Writable/changeable control store architecture BYTE-WORD REARRANGING, BIT-FIELD		<pre>based on processing results, e.g., interrupt, patch, first cycle store, diagnostic programs (EPO)</pre>
	INSERTION OR EXTRACTION, STRING LENGTH DETECTING, OR SEQUENCE DETECTING	* E9.016	Arrangements for executing machine-instructions, e.g., instruction decode (EPO)
	llowing subclasses beginning with	* E9.017	Controlling the executing of arithmetic operations (EPO)
subclas	ster E are E-subclasses. Each E-ss corresponds in scope to a clas-	* E9.018	Controlling the executing of logical operations (EPO)
system,	ion in a foreign classification for example, the European Clas- ion system (ECLA). The foreign	* E9.019	Controlling single bit operations (EPO)
	ication equivalent to an E-sub-	* E9.02	For comparing (EPO)
I	s identified in the subclass def-	* E9.021	For format conversion (EPO)
inition		* E9.022	Using storage based on relative
3	ied in E-subclasses by US examin- ocuments are regularly classified		movement between record carrier
in E-su ficatio	bclasses according to the classi- n practices of any foreign Of-	* E9.023	<pre>and transducer (EPO)Register arrangements, e.g., register files, special registers (EPO)</pre>
fices identified in parentheses at the end of the title. For example, "(EPO)" at the end of a title indicates both European and US patent documents, as		* E9.024	Special purpose registers, e.g., segment register, profile register (EPO)
classif added t	ied by the EPO, are regularly to the subclass. E-subclasses may	* E9.025	Register structure, e.g., multigauged registers (EPO)
of this	subject matter outside the scope s class. Consult their defini-	* E9.026	Implementation provisions thereof, e.g., ports, bypass paths (EPO)
1	or the documents themselves, to or interpret titles.	* E9.027	Organization of register space, e.g., distributed register
* E9.001	ARRANGEMENTS FOR PROGRAM CONTROL, E.G., CONTROL UNIT (EPO)	* E9.028	files, register banks (EPO)Instruction analysis, e.g., decoding,
* E9.002	.Using wired connections, e.g.,plugboard (EPO)	* E9.029	instruction word fields (EPO)Variable length instructions or
* E9.003	.Using stored program, i.e., using internal store of processing (EPO)Micro-control or micro-program	113.023	constant length instructions whereby the relative length of operation and operand part is
. =0 005	arrangements (EPO)	* E9.03	variable (EPO)Decoding the operand specifier,
* E9.005	Execution means for micro-instructions irrespective of the micro-instruction function, e.g., decoding of	15.05	e.g., specifier format (EPO)Speech classification or search (EPO)
÷	micro-instructions and nano-instructions; timing of micro	* E9.031	With implied specifier, e.g., top of stack (EPO)
	<pre>instructions; programmable logic arrays; delays and fan-out problems (EPO)</pre>	* E9.032	<pre>For specific instructions not covered   by the preceding groups, e.g.,   halt, synchronize (EPO)</pre>
* E9.006	Micro instruction function e.g., input/output micro-instruction; diagnostic micro-instruction; micro-instruction format (EPO)		marc, synchronize (Bro)
* E9.007	Loading of the micro-program (EPO)		•
* E9.008	Enhancement of operational speed, e.g., by using several micro-control devices operating in		
+ ma aco	parallel (EPO)	•	
* E9.009	Address formation of the next micro-instruction (EPO)		

<sup>#</sup> Title Change
\* Newly Established Subclass

<sup>@</sup> Indent Change & Position Change

JUNE 2007

			·
	ARRANGEMENTS FOR PROGRAM CONTROL, E.G., CONTROL UNIT (EPO)	* E9.061	Using multiple copies of the architectural state, e.g.,
	.Using stored program, i.e., using		shadow registers (EPO)
	internal store of processing (EPO)	* E9.062	Using instruction pipelines (EPO)
	Arrangements for executing machine-instructions, e.g.,	* E9.063	Synchronization, e.g., clock skew (EPO)
	instruction decode (EPO)	* E9.064	Technology-related problems
* E9.033	Controlling loading, storing, or clearing operations (EPO)		thereof, e.g., GaAs pipelines (EPO)
* É9.034	Controlling moving, shifting, or rotation operations (EPO)	* E9.065	Pipelining a single stage, e.g., superpipelining (EPO)
* E9.035	With operation extension or modification (EPO)	* E9.066	Using a slave processor, e.g., coprocessor (EPO)
* E9.036	Using data descriptors, e.g., dynamic data typing (EPO)	* E9.067	Which is not visible to the instruction set architecture,
* E9.037	Using run time instruction translation (EPO)		e.g., using memory mapping, illegal opcodes (EPO)
*E9.038	Addressing or accessing the	* E9.068	For non-native instruction set
15.050	instruction operand or the result (EPO)	* E9.069	architecture (EPO)Which is visible to the instruction
* E9.039	Of multiple operands or results(EPO)		set architecture (EPO)
* E9.04	Indirect addressing (EPO)	* E9.07	Having access to instruction
* E9.041	Indexed addressing (EPO)	•	memory (EPO)
* E9.042	Using index register, e.g., adding index to base address (EPO)	* E9.071	Using a plurality of independent parallel functional units (EPO)
* E9.043	Using wraparound, e.g., modulo or	* E9.072	Decoding (EPO)
2,1010	circular addressing (EPO)	* E9.073	Address formation of the next
* E9.044	Using scaling, e.g., multiplication of index (EPO)		instruction, e.g., incrementing the instruction counter, jump
* E9.045	Concurrent instruction execution, e.g., pipeline, look ahead (EPO)	* E9.074	(EPO)Program or instruction counter,
* E9.046	Data or operand accessing, e.g., operand prefetch, operand bypass	* E9.075	e.g., incrementing (EPO)Branch or jump to non-sequential
* E9.047	(EPO)Operand prefetch, e.g., prefetch	* E9.076	address (EPO)Unconditional, e.g., indirect jump
" E3.047	instruction, address prediction		(EPO)
	(EPO)	* E9.077	Conditional (EPO)
* E9.048	Maintaining memory consistency	* E9.078	For cyclically repeating
* E9.049	(EPO)Instruction issuing, e.g., dynamic		<pre>instructions, e.g., iterative operation, loop counter (EPO)</pre>
23.013	instruction scheduling, out of order instruction execution (EPO)	* E9.079	Condition code generation, e.g., status register (EPO)
* E9.05	Speculative instruction execution, e.g., conditional execution,	* E9.08	Selective instruction skip or conditional execution, e.g.,
	procedural dependencies,		dummy cycle (EPO)
	instruction invalidation (EPO)	* E9.081	Sequential commutation, e.g., ring
* E9.051	Using dynamic prediction, e.g., branch history table (EPO)		counter, cyclical pulse distribution (EPO)
* E9.052	Using static prediction, e.g., branch taken strategy (EPO)	* E9.082	Arrangements for executing sub-programs, i.e., combinations of
* E9.053	From multiple instruction streams, e.g., multistreaming (EPO)	* E9.083	several instructions (EPO)Formation of sub-program jump address
* E9.054	Of compound instructions (EPO)		or of return address (EPO)
* E9.055	Instruction prefetch, e.g., instruction buffer (EPO)	* E9.084	Object Oriented Method Invocation (EPO)
* E9.056	For branches, e.g., hedging branch	* E9.085 * E9.086	Optimizing for Receiver Type (EPO) .Using record carriers containing only
* E9.057	folding (EPO)Using address buffers, e.g.,		program instructions (EPO)
* #0 000	return stack (EPO)	4	FOREIGN ART COLLECTION
* E9.058	For loops, e.g., loop buffer (EPO)		**************************************
* E9.059	With instruction modification, e.g. store into instruction stream (EPO)	FOR 000	CLASS-RELATED FOREIGN DOCUMENTS
* E9.06	Recovery, e.g., branch		•
E2.00	miss-prediction, exception handling (EPO)		

<sup>#</sup> Title Change
\* Newly Established Subclass

handling (EPO)

<sup>@</sup> Indent Change & Position Change

# CLASS 712 - ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING

The E-subclasses in U.S. Class 712 provide for arrangements for program to control the execution, processing, or sequencing of instruction data within a processor such as Micro-control or micro-program arrangements; arrangements for executing machine-instructions; arrangements for executing sub-programs, i.e. combinations of several instructions; etc.

## E9.001 ARRANGEMENTS FOR PROGRAM CONTROL, E.G., CONTROL UNIT (EPO):

This main group provides for the control of execution, processing, or sequencing of instruction data within a processor. This subclass is substantially the same in scope as ECLA classification G06F9/00.

## E9.002 Using wired connections, e.g., plugboard (EPO):

This subclass is indented under subclass E9.001. This subclass is substantially the same in scope as ECLA classification G06F9/02.

# E9.003 Using stored program, i.e., using internal store of processing (EPO):

This subclass is indented under subclass E9.001. This subclass is substantially the same in scope as ECLA classification G06F9/06.

## E9.004 Micro-control or micro-program arrangements (EPO):

This subclass is indented under subclass E9.003. This subclass is substantially the same in scope as ECLA classification G06F9/22.

E9.005 Execution means for micro-instructions irrespective of the micro-instruction function, e.g., decoding of micro-instructions and nano-instructions; timing of micro instructions; programmable logic arrays; delays and fan-out problems (EPO):

This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/22D.

# E9.006 Micro instruction function e.g., input/output micro-instruction; diagnostic micro-instruction; micro-instruction format (EPO):

This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/22F.

# E9.007 Loading of the micro-program (EPO):

This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/24.

# E9.008 Enhancement of operational speed, e.g., by using several micro-control devices operating in parallel (EPO):

This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/28.

#### **E9.009** Address formation of the next micro-instruction (EPO):

This subclass is indented under subclass E9.004. This subclass is substantially the same in scope as ECLA classification G06F9/26

(1) Note. This subgroup includes microprogram storage or retrieval arrangements.

## **E9.01** Micro-instruction address formation(EPO):

This subclass is indented under subclass E9.009. This subclass is substantially the same in scope as ECLA classification G06F9/26F.

#### E9.011 Arrangements for next micro-instruction selection (EPO):

This subclass is indented under subclass E.009. This subclass is substantially the same in scope as ECLA classification G06F9/26N.

# E9.012 Micro-instruction selection based on results of processing (EPO):

This subclass is indented under subclass E9.011. This subclass is substantially the same in scope as ECLA classification G06F9/26N1.

# E9.013 By address selection on input of storage (EPO):

This subclass is indented under subclass E9.012. This subclass is substantially the same in scope as ECLA classification G06F9/26N1E.

#### E9.014 By instruction selection on output of storage (EPO):

This subclass is indented under subclass E9.012. This subclass is substantially the same in scope as ECLA classification G06F9/26N1S.

# E9.015 Micro-instruction selection not based on processing results, e.g., interrupt, patch, first cycle store, diagnostic programs (EPO):

This subclass is indented under subclass E9.011. This subclass is substantially the same in scope as ECLA classification G06F9/26N2.

## E9.016 Arrangements for executing machine-instructions, e.g., instruction decode (EPO):

This subclass is indented under subclass E9.003. This subclass is substantially the same in scope as ECLA classification G06F9/30.

# SEE OR SEARCH THIS CLASS, SUBCLASS:

E9.004 for executing micro-instructions.

E9.082 for executing subprograms.

# E9.017 Controlling the executing of arithmetic operations (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/302.

# **E9.018** Controlling the executing of logical operations (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/305.

### **E9.019** Controlling single bit operations (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/308.

## **E9.02** For comparing (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30C.

## **E9.021** For format conversion (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30F.

# E9.022 Using storage based on relative movement between record carrier and transducer (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30Q.

## E9.023 Register arrangements, e.g., register files, special registers (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30R.

# E9.024 Special purpose registers, e.g., segment register, profile register (EPO):

This subclass is indented under subclass E9.023. This subclass is substantially the same in scope as ECLA classification G06F9/30R2.

# E9.025 Register structure, e.g., multigauged registers (EPO):

This subclass is indented under subclass E9.023. This subclass is substantially the same in scope as ECLA classification G06F9/30R4.

# E9.026 Implementation provisions thereof, e.g., ports, bypass paths (EPO):

This subclass is indented under subclass E9.025. This subclass is substantially the same in scope as ECLA classification G06F9/30R4P.

# E9.027 Organization of register space, e.g., distributed register files, register banks (EPO):

This subclass is indented under subclass E9.025. This subclass is substantially the same in scope as ECLA classification G06F9/30R4S.

## E9.028 Instruction analysis, e.g., decoding, instruction word fields (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30T.

# E9.029 Variable length instructions or constant length instructions whereby the relative length of operation and operand part is variable (EPO):

This subclass is indented under subclass E9.028. This subclass is substantially the same in scope as ECLA classification G06F9/30T2.

# E9.03 Decoding the operand specifier, e.g., specifier format (EPO):

This subclass is indented under subclass E9.028. This subclass is substantially the same in scope as ECLA classification 0G06F9/30T4.

## E9.031 With implied specifier, e.g., top of stack (EPO):

This subclass is indented under subclass E9.028. This subclass is substantially the same in scope as ECLA classification G06F9/30T4S.

# E9.032 For specific instructions not covered by the preceding groups, e.g., halt, synchronize (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/30Z.

# E9.033 Controlling loading, storing, or clearing operations (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/312.

# E9.034 Controlling moving, shifting, or rotation operations (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/315.

## E9.035 With operation extension or modification (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/318.

#### E9.036 Using data descriptors, e.g., dynamic data typing (EPO):

This subclass is indented under subclass E9.035. This subclass is substantially the same in scope as ECLA classification G06F9/318D.

# E9.037 Using run time instruction translation (EPO):

This subclass is indented under subclass E9.035. This subclass is substantially the same in scope as ECLA classification G06F9/318T.

#### E9.038 Addressing or accessing the instruction operand or the result (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/34.

#### **E9.039** Of multiple operands or results(EPO):

This subclass is indented under subclass E9.038. This subclass is substantially the same in scope as ECLA classification G06F9/345.

## **E9.04** Indirect addressing (EPO):

This subclass is indented under subclass E9.038. This subclass is substantially the same in scope as ECLA classification G06F9/35.

(1) Note: Subject matter of this subgroup type includes using a single address operand, e.g., address register.

## E9.041 Indexed addressing (EPO):

This subclass is indented under subclass E9.038. This subclass is substantially the same in scope as ECLA classification G06F9/355.

 Note: Subject matter of this subgroup type includes using more than one address operand.

## E9.042 Using index register, e.g., adding index to base address (EPO):

This subclass is indented under subclass E9.041. This subclass is substantially the same in scope as ECLA classification G06F9/355A.

# E9.043 Using wraparound, e.g., modulo or circular addressing (EPO):

This subclass is indented under subclass E9.042. This subclass is substantially the same in scope as ECLA classification G06F9/355A2.

## E9.044 Using scaling, e.g., multiplication of index (EPO):

This subclass is indented under subclass E9.042. This subclass is substantially the same in scope as ECLA classification G06F9/355A4.

#### E9.045 Concurrent instruction execution, e.g., pipeline, look ahead (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/38.

#### E9.046 Data or operand accessing, e.g., operand prefetch, operand bypass (EPO):

This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38D.

# E9.047 Operand prefetch, e.g., prefetch instruction, address prediction (EPO):

This subclass is indented under subclass E9.046. This subclass is substantially the same in scope as ECLA classification G06F9/38D2.

## **E9.048** Maintaining memory consistency (EPO):

This subclass is indented under subclass E9.046. This subclass is substantially the same in scope as ECLA classification G06F9/38D4.

# E9.049 Instruction issuing, e.g., dynamic instruction scheduling, out of order instruction execution (EPO):

This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38E.

# E9.05 Speculative instruction execution, e.g., conditional execution, procedural dependencies, instruction invalidation (EPO):

This subclass is indented under subclass E9.049. This subclass is substantially the same in scope as ECLA classification G06F9/38E2.

## E9.051 Using dynamic prediction, e.g., branch history table (EPO):

This subclass is indented under subclass E9.05. This subclass is substantially the same in scope as ECLA classification G06F9/38E2D.

# E9.052 Using static prediction, e.g., branch taken strategy (EPO):

This subclass is indented under subclass E9.05. This subclass is substantially the same in scope as ECLA classification G06F9/38E2S.

# **E9.053** From multiple instruction streams, e.g., multistreaming (EPO):

This subclass is indented under subclass E9.049. This subclass is substantially the same in scope as ECLA classification G06F9/38E4.

# **E9.054** Of compound instructions (EPO):

This subclass is indented under subclass E9.049. This subclass is substantially the same in scope as ECLA classification G06F9/38E6.

# E9.055 Instruction prefetch, e.g., instruction buffer (EPO):

This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38F.

# E9.056 For branches, e.g., hedging branch folding (EPO):

This subclass is indented under subclass E9.055. This subclass is substantially the same in scope as ECLA classification G06F9/38F2.

# E9.057 Using address buffers, e.g., return stack (EPO):

This subclass is indented under subclass E9.056. This subclass is substantially the same in scope as ECLA classification G06F9/38F2B.

#### E9.058 For loops, e.g., loop buffer (EPO):

This subclass is indented under subclass E9.055. This subclass is substantially the same in scope as ECLA classification G06F9/38F4.

## E9.059 With instruction modification, e.g., store into instruction stream (EPO):

This subclass is indented under subclass E9.055. This subclass is substantially the same in scope as ECLA classification G06F9/38F6.

#### E9.06 Recovery, e.g., branch miss-prediction, exception handling (EPO):

This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38H.

# E9.061 Using multiple copies of the architectural state, e.g., shadow registers (EPO):

This subclass is indented under subclass E9.06. This subclass is substantially the same in scope as ECLA classification G06F9/38H2.

## **E9.062** Using instruction pipelines (EPO):

This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38P.

# E9.063 Synchronization, e.g., clock skew (EPO):

This subclass is indented under subclass E9.062. This subclass is substantially the same in scope as ECLA classification G06F9/38P2.

#### E9.064 Technology-related problems thereof, e.g., GaAs pipelines (EPO):

This subclass is indented under subclass E9.062. This subclass is substantially the same in scope as ECLA classification G06F9/38P4.

# E9.065 Pipelining a single stage, e.g., superpipelining (EPO):

This subclass is indented under subclass E9.062. This subclass is substantially the same in scope as ECLA classification G06F9/38P6.

#### E9.066 Using a slave processor, e.g., coprocessor (EPO):

This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38S.

# E9.067 Which is not visible to the instruction set architecture, e.g., using memory mapping, illegal opcodes (EPO):

This subclass is indented under subclass E9.066. This subclass is substantially the same in scope as ECLA classification G06F9/38S4.

#### E9.068 For non-native instruction set architecture (EPO):

This subclass is indented under subclass E9.067. This subclass is substantially the same in scope as ECLA classification G06F9/38S4L.

## E9.069 Which is visible to the instruction set architecture (EPO):

This subclass is indented under subclass E9.066. This subclass is substantially the same in scope as ECLA classification G06F9/38S6.

# **E9.07** Having access to instruction memory (EPO):

This subclass is indented under subclass E9.069. This subclass is substantially the same in scope as ECLA classification G06F9/38S6C.

# E9.071 Using a plurality of independent parallel functional units (EPO):

This subclass is indented under subclass E9.045. This subclass is substantially the same in scope as ECLA classification G06F9/38T.

## E9.072 Decoding (EPO):

This subclass is indented under subclass E9.071. This subclass is substantially the same in scope as ECLA classification G06F9/38T2.

# E9.073 Address formation of the next instruction, e.g., incrementing the instruction counter, jump (EPO):

This subclass is indented under subclass E9.016. This subclass is substantially the same in scope as ECLA classification G06F9/32.

#### SEE OR SEARCH THIS CLASS, SUBCLASS:

E9.083 for sub-program jumps.

## E9.074 Program or instruction counter, e.g., incrementing (EPO):

This subclass is indented under subclass E9.073. This subclass is substantially the same in scope as ECLA classification G06F9/32A.

#### E9.075 Branch or jump to non-sequential address (EPO):

This subclass is indented under subclass E9.073. This subclass is substantially the same in scope as ECLA classification G06F9/32B.

## E9.076 Unconditional, e.g., indirect jump (EPO):

This subclass is indented under subclass E9.075. This subclass is substantially the same in scope as ECLA classification G06F9/32B2.

### E9.077 Conditional (EPO):

This subclass is indented under subclass E9.075. This subclass is substantially the same in scope as ECLA classification G06F9/32B4.

## E9.078 For cyclically repeating instructions, e.g., iterative operation, loop counter (EPO):

This subclass is indented under subclass E9.075. This subclass is substantially the same in scope as ECLA classification G06F9/32B6.

# E9.079 Condition code generation, e.g., status register (EPO):

This subclass is indented under subclass E9.073. This subclass is substantially the same in scope as ECLA classification G06F9/32C.

## E9.08 Selective instruction skip or conditional execution, e.g., dummy cycle (EPO):

This subclass is indented under subclass E9.073. This subclass is substantially the same in scope as ECLA classification G06F9/32S.

#### E9.081 Sequential commutation, e.g., ring counter, cyclical pulse distribution (EPO):

This subclass is indented under subclass E9.073. This subclass is substantially the same in scope as ECLA classification G06F9/32T.

# E9.082 Arrangements for executing sub-programs, i.e., combinations of several instructions (EPO):

This subclass is indented under subclass E9.003. This subclass is substantially the same in scope as ECLA classification G06F9/40.

# E9.083 Formation of sub-program jump address or of return address (EPO):

This subclass is indented under subclass E9.082. This subclass is substantially the same in scope as ECLA classification G06F9/42.

#### SEE OR SEARCH THIS CLASS, SUBCLASS:

E9.051 and E9.052 for branch prediction in a pipelined system.

## E9.084 Object Oriented Method Invocation (EPO):

This subclass is indented under subclass E9.083. This subclass is substantially the same in scope as ECLA classification G06F9/42M.

# **E9.085** Optimizing for Receiver Type (EPO):

This subclass is indented under subclass E9.084. This subclass is substantially the same in scope as ECLA classification G06F9/42M1.

# E9.086 Using record carriers containing only program instructions (EPO):

This subclass is indented under subclass E9.001. This subclass is substantially the same in scope as ECLA classification G06F9/04.