

CPT Week Trigger Session April 15, 2002




Status and Schedule of HCAL Trigger and Readout

J. Rohlf Boston University

HCAL readout group: Boston, Fermilab, Illinois Chicago, Maryland, Princeton


HCAL Channel Count

	channels	fibers	trig towers	SLB	HTR	crates	HTR/crate
HB (pure)	1728	576	1728	216	36	3	12
HB/HE overlap	1728	576	864	108	36	3	12
HE (pure)	1728	576	1440	180	36	3	12
HO	2160	720	*		48	4	12
HF	1728	576	144	18	36	3	12
TOTAL	9072	3024	4176	522	192	16	
New		<u> </u>	gger bit ing pro			5	




the factor was a warmen where a summary of the factor of the second states and the second states and the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are stated as a second state of the second states are states are stated as a second state of the second states are state

HCAL Segmentation




20° slice: 144 ch. (3 HTR)




HO Trigger Bit Mapping: $8 \times 12 = 96$ links


		PHI-> ETA\	0 30	60	90	120) 150	180	210	240	270	300	330
		15 <mark>HTR-1</mark>	6										
hit stragm 1	D'	14HTR-1	6										
bit stream 1	Ring 2	13HTR-1	6										
	0	12 HTR-1	6										
		11 HTR-1	6										
bit stream 2		10 HTR-1	6										
Un stream 2		9HTR-1	6										
	Ring 1	8HTR-1	6										
bit stream 3	Ining I	7 <mark>HTR-2</mark>	6										
Un stream 5		6 <mark>HTR-2</mark>	6										
		5 <mark>HTR-2</mark>	6										
		4 <mark>HTR-2</mark>	6										
bit stream 4		3 <mark>HTR-2</mark>	6										
		2 <mark>HTR-2</mark>	6										
	Ring 0	1 <mark>HTR-2</mark>	9										
hit strager 5	inig v	-1HTR-3	9										
bit stream 5		-2HTR-3	6										
		-3HTR-3	6										
		-4HIR-3	6										
1		-5 HTR-3	6										
bit stream 6		-6HTR-3	6										
	— ••••••••••••••••••••••••••••••••••••	-7 HTR-3	6										
	Ring –1	-8HTR-4	6										
bit stream 7	8 -	-9HTR-4	6										
on should /		-10 HTR-4	6										
		-11HTR-4	6										
		-12HTR-4	6										
bit stream 8	Ding 7	-13 HTR-4	6										
Un sucam o	Ring –2	14 HTR4	6										
	_	-15 HTR-4	6										
		HTR# (1-4)	(5–8)	(9–12)	(13–16)	(17–20)	(21–24)	(25–28)	(29–32)	(33–36)	(37–40)	(41–44)	(4548)


HCAL FE/DAQ Overview





HCAL Demonstrator















Prototype Hardware: Test Beam 2002

Linux Rack PC (XDAQ compatible)



Front End Status


35 MHz production for test beam delivered; to be tested starting this week

HF prototype tests (non-inverted input) starting now


Final production scheduled to start in Aug. 02

RBX installation in HB+ and HB- begins Nov. 02


HTR Prototype




The links are better treated as major components rather than simple module interconnects.




HTR Prototype, Stage I (24 ch.) stuffed boards due this week



Main FPGA for Test Beam 2002 - Overview - version 1.0





Main FPGA for Test Beam 2002 - Data path

Summary of Recent HTR Progress


Drew Baden et al.

- Jan: Designed Link–Only board.
- Feb: Link–Only board tested OK in lab conditions.
- March: Definition of clock scheme for TB readout create.
- April: 24–ch, HTR being manufactured and stuffed.We use clock and receiver parts targeted at 35 MHz.If this board works, it will be used for TB2002.


NB: For schedule reasons the present HTR has only 24 channels and connections to one SLB board. Upgrading to a full 48– channel HTR occurs second half of 2002

HTR VME interface: designed by G. Antchev (Boston)HTR Main FPGA: under design by T. Grassi (Maryland)on the critical path for TB2002HTR Source calib. FPGA: to be done by S. X. Wu (Boston)

Energy Filter on the Trigger path




Energy Filter – Candidate




Current Status DCC Motherboard


- VME Motherboard
 - Production started
 - 5 prototypes in hand for CMS.
 - All production parts bought
 - PCB / Assembly order ~ May '02



Status of DCC Logic Board and LRBs

- PC–MIP Link Receiver
 - Design approved except for change to RJ-45 connector for links
 - Final prototype PCBs on order Production parts on order
 - Production to start ~ June '02
- Logic Board final prototype
 - Decisions about S–Link
 Data Width / Card location
 - Expect final PCB design late CY 2002
 - Production in early 2003; driven by final decisions about functionality





Summary of Recent DCC Progress (since CMS week March 02)


Reading from multiple HTR inputs on both PCI–1 & 2 busses working

Input Bandwidth measured to be 200 MBytes/s

HCAL Schedule: Overview

Major HCAL Tasks (V33)	:		2001				2002						20	003					200)4			2005							20	06			2007					
	1	2 3	3 4	5	6	1	2	3 4	4 5	5 6	6 1	2	3	4	5	6	1	2	3	4	56	; 1	1 2	3	4	5	6	1	2	3	4	5	6	1	2	3 4	4 !	56	
HB- Install Scintillators, bldg 186																																							
Assemble HB- , SX5																																							-
Receive HB+ Wedges, bldg 186																																							
Install HB+ Optics, bldg 186																																							
Assemble HB+, SX5																																							
Install electronics HB-, HB+																																							
Install electronics HE-, HE+																																							
Vertical Slice Operations, SX5																																							
Magnet Test, SX5																																							
Install into UX5																																							
Underground Cabling, UX5																																							
First Beam																																							

HCAL TPG Schedule* (Rev. April 2002)





- 1) Test beam July –Sept. 2002 is a test of the prototype electronics
- 2) QIE production contingent on delivery of voltage regulators and GOL ASIC
- 3) HTR prototype has 2 phases: 24 ch. GOL + energy path and 48 ch. transition board + trigger path
- 4) Production of DCC logic cards is contingent upon final specification of the data link
- 5) HTR preproduction has time contingency
- 6) HCAL cosmic tests begin with preproduction units.
- 7) Much firmware is involved!