

Fermi National Accelerator Laboratory


SVX II Silicon Strip Detector Upgrade Project Readout Electronics


**Programmable Logic Schematics of the
FIB SUBRACK FANOUT MODULE (FFO) Revision B**

November 10, 2000

John Anderson, Kerry Woodbury, John Chramowicz, Stefano Rapisarda

Document # ESE-SVX-990907





AM_OK asserted if AM code is 0x9 or 0xA.

RD_EFIFO → 74 → REROUTE1
Read Error FIFO Register to FIFO_CTL ISP

REROUTING PINs to ispGDX
pin 14 "reroute0" is used for ADC0808 START signal

Used to stop the TEST FIFO from looping if the board is accessed by VME
Used to stop loop mode of Test FIFO

VME_WRITE → 77 → I_60 → D P Q → I_199
LATCH_VMERW used to latch the status of the VME_WRITE signal
0 = write cycle
1 = read cycle

On writes, module latches data and then writes it one clock later.
On reads, module enables the internal device then latches the data prior to DTACK.
Module only responds if AM is ok and address matches.
VME cycle timer. Reads turn on for entire cycle; writes get one pulse in middle.

Also used to enable DTACK driver.
OEAB low if addressed and VME_WRITE == 1.
OEBA low if addressed and VME_WRITE == 0.
CE_543 is connected to both CEBA and CEAB inputs of 543 latches


74F543 enable controls.
A -> B is module driving VME.
B -> A is VME driving module.


The ADC0808 will start a conversion each time the diagnostic register is written to.

pin 14 "reroute0" is used for ADC0808 START signal

Data I/O 10525 Willows RD NE Redmond, WA 98073		Title: VME_INT Name: Date: 11/11/99 Sheet 01 of 01	
---	--	--	--

Reserved pins for rerouting





20-bit data driven on J3 backplane, either from GLINK or Test FIFO.

J3B_DATA19	48	I_21	SYNCBIT
J3B_DATA18	39	I_20	J3DAT18
J3B_DATA17	13	I_19	J3DAT17
J3B_DATA16	17	I_18	J3DAT16
J3B_DATA15	74	I_17	J3DAT15
J3B_DATA14	55	I_16	J3DAT14
J3B_DATA13	72	I_15	J3DAT13
J3B_DATA12	32	I_14	J3DAT12
J3B_DATA11	40	I_13	J3DAT11
J3B_DATA10	57	I_12	J3DAT10
J3B_DATA9	77	I_11	J3DAT9
J3B_DATA8	81	I_10	J3DAT8
J3B_DATA7	18	I_9	J3DAT7
J3B_DATA6	51	I_8	J3DAT6
J3B_DATA5	53	I_7	J3DAT5
J3B_DATA4	31	I_6	J3DAT4
J3B_DATA3	45	I_5	J3DAT3
J3B_DATA2	35	I_4	J3DAT2
J3B_DATA1	76	I_3	J3DAT1
J3B_DATA0	34	I_2	J3DAT0


TF_DUMPING [69] High if Test FIFO dumping. unused
 J3D19_COPY [20] J3B_D19_COPY

GLINK_DAT_ENBL [3] active low
 RUN_STATE [122] Generated by CLOCK_CTL, is high when the state machines are in "RUN STATE".


TEST OUTPUTS	
27	J82
29	J83
36	J100
37	J99
41	J98
54	J129
56	J128
60	J127
70	J124
71	J125
75	J113
78	J111
79	J110
82	J109
83	J107
16	J80

Commands decoding is enabled only when no error occurs and the clock controller state machines are in "RUN STATE". Commands from TEST-FIFO are not recognized.

Data I/O 10525 Willows RD NE Redmond, WA 98073	Title: ERR_PIPE Name: FIB FANOUT ERROR PIPE Date: 11/10/00 Sheet: 01 of 01
---	--



Data I/O		Title: FIFOCTL	
10525 Willows RD NE Redmond, WA 98073		Name:	
Date: 11/15/99	Sheet 01 of 01		



A

B

C


D

Error bits from ERROR PIPE CPLD


ERRBIT0	19	ERR_IN0	GLINK has/had lock
ERRBIT1	51	ERR_IN1	GLINK had lock and lost it
ERRBIT2	6	ERR_IN2	GLINK ERROR status bit asserted
ERRBIT3	46	ERR_IN3	GLINK LINKRDY* status bit asserted
ERRBIT4	74	ERR_IN4	GLINK CAV* status bit asserted
ERRBIT5	50	ERR_IN5	GLINK DAV* status bit asserted
ERRBIT6	48	ERR_IN6	GLINK FF status bit asserted
ERRBIT7	32	ERR_IN7	Optical Power Below Threshold
ERRBIT8	10	ERR_IN8	Fanout State Machine Not Locked
ERRBIT9	55	ERR_IN9	Fanout State Machine Idle
ERRBIT10	60	ERR_IN10	FIB_COMMAND_OVERFLOW* asserted
ERRBIT11	79	ERR_IN11	FIB_FLOW_CTL* asserted
ERRBIT12	12	ERR_IN12	FIB_TRUNCATE* asserted
ERRBIT13	73	ERR_IN13	FIB_DEAD_CHANNEL* asserted
ERRBIT14	83	ERR_IN14	SYNC protocol error
ERRBIT15	82	ERR_IN15	PIPE_RD2 protocol error
ERRBIT16	72	ERR_IN16	RDO protocol error
ERRBIT17	53	ERR_IN17	BXING protocol error
ERRBIT18	67	ERR_IN18	L1A protocol error
ERRBIT19	2	ERR_IN19	ADVP protocol error
ERRBIT20	26	ERR_IN20	CMD/XQT protocol error
ERRBIT21	67	ERR_IN21	J3 Drivers Enabled
ERRBIT22	84	ERR_IN22	MCLK source bit
ERRBIT23	76	ERR_IN23	SYNC source bit
ERRBIT24	47	ERR_IN24	Error FIFO has error stored
ERRBIT25	58	ERR_IN25	-2.0V out of range
ERRBIT26	41	ERR_IN26	-5.2V out of range
ERRBIT27	28	ERR_IN27	SYSRESET* asserted

READ ERRORS	READ_REG1	READ_REG0	SEL1	SEL0 (XSEL)	OUT
1	1	0	0	0	REG0
1	0	1	0	1	REG1
0	0(1)	1(0)	1	1	0
1	0	1(0)	1	0	ERRORS


RD_ERRORS goes low on read of register address 0x002C.
 Only connect on ONE of the two PLDs on the board.
 Tie this pin HIGH on the other PLD.



Fib Fanout Module Led Control 1



Fib Fanout Module Led Control 2



ON outputs of logic blocks connect to cathodes of led's