

Atom Chips at Sandia

K. Fortier, P. Schwindt, M. Blain, D. Stick, T. Loyd, M. Mangan, G. Bedermann, J. Hudgens



Much like laser cooling in the 1990's, atom chip technology today is rapidly gaining popularity as a convenient and powerful approach to achieving precise control over an atom's motion and internal state. While great success has been achieved in magnetically manipulating the atoms, integrating optical elements onto the atom chip is an active area of research. Premier applications for these "optoatomic circuits" can be foreseen in both quantum information science¹ and in quantum sensors.²

At Sandia, our efforts are focused on developing atom chips for quantum information processing applications in collaboration with researchers at the University of New Mexico and California Institute of Technology. Our atom chips will contain patterned conductors forming magnetic traps and guides integrated with open access optical cavities. Although at first, the magnetic trapping chips and the optical cavities will be developed separately, later efforts will be focused on integrating the fabrication process.

1. H. Mabuchi, M. Aram, B. Lev, M. Loncar, J. Vuckovic, H. J. Kimble, J. Preskill, M. Rourke, and A. Scherer, *Quantum Information and Computation*, 1, 7 (2001).
 2. Y.-J. Wang, D. Z. Anderson, V. M. Bright, E. A. Cornell, Ou. Diot, T. Kishimoto, M. Prentiss, R. A. Saravanan, S. R. Seal and S. Wu, *Phys. Rev. Lett.* **94**, 090405 (2005). T. Schumm, S. Hofferberth, L. M. Andersson, S. Wildermuth, S. Groth, I. Bar-Joseph, J. Schmiedmayer, P. Kruger, *Nature Physics*, 1, 57 (2005).

Collaborators:

JM Geremia, Univ. of New Mexico



Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy's National Nuclear Security Administration under Contract DE-AC04-94AL85000.

Hideo Mabuchi, Stanford University




Goals

- High current carrying capability.
- Low sidewall roughness
- Multi layer capability
- Top surface mirror for mirror-MOT as close to the conductors as possible

Properties of current atom chip

- Wire material: **Al, 0.5% Cu**
- Substrate material: **Si**
- Wire thickness: **2.5 μm**
- Distance from wire to mirror: **1.5 μm**

The atom chip




Prior to SiO₂ and Au coating
Caltech conductor pattern

Cross section of the atom chip
across a wire bonding pad

SEM image

Failure current of Al wires



I_{max} ∝ w^{1/2}

Patterned Conductor Fabrication

Deposit Al (0.5% Cu) and photo resist. Pattern photo resist.




Chemical mechanical polish



Cl plasma etch the aluminum




Deposit photo resist and pattern. Etch SiO₂ for contact pads or vias.




After this step the process can be repeated to add another layer of wires.


Deposit SiO₂ and photo resist. Pattern photo resist.



Deposit photo resist and pattern. Deposit gold mirror (Ti/Pt adhesion layer).



Block out plasma etch



Lift off resist



Engineered high finesse micro optical cavities


Optimized fabrication gives smooth micro-optical cavity templates

1 μm SiO₂ aperture, 60 min F chemical downstream etch, 100 μm SF₆ plasma smoothing, 2 μm oxidation + strip


Silicon substrate type

- Open access Fabry-Perot cavity
- Finesse > 10,000
- Low mode volume
- Process compatible with Al wire process


Cavity design




M. Trupke, E.A. Hinds, S. Eriksson, E.A. Curtis, Z. Maktadr, E. Kukharena, M. Kraft, *Appl. Phys. Lett.* **87**, 211106 (2005).




Hemisphere R = 68.6 μm



Chord = 70.5 μm




Hemisphere R = 68.6 μm



Chord = 70.5 μm

Before plasma etch
1 μm SiO₂ aperture




High resistivity Si



Low resistivity Si

Spherical mirror fabrication

Deposit SiO₂ and photo resist. Pattern photo resist.



Plasma Etch SiO₂



Chemical downstream etch with fluorine radicals



Strip SiO₂ with HF. Smoothing etch with SF₆ and Ar plasma.



Thermal oxidation smoothing.



Strip SiO₂ with HF.




Surface Roughness


AFM measurements at bottom of mirror
Units: nm_{rms}; 1 μm SiO₂ aperture

Wafer	1 st plasma etch	2 nd plasma etch	Oxidation	Anneal	Wet etch
1	1.13	0.67	-	-	0.30 cavity 0.30 field
2	0.98	0.62	0.55	0.48 well 0.66 field	0.46 cavity 0.58 field
3	0.94	0.85	0.48	Yes	0.216 cavity 0.218 field

Post 1st plasma etch AFM scan, Wafer 1



Cavity Measurements




Measured at 852 nm: **strong coupling regime**
 Finesse = 1750
 Expected Finesse = 2400
 Cavity Length = 15 μm
 Q = 60,000

Dielectric Mirror R @ 780 nm = 99.97%

Gold Mirror R @ 780 nm = 99.92%


Integrated Opto-Atomic Circuit




- Enable photon mediated interactions between atoms trapped in optical cavities.
- Trap atoms in a remote mirror-MOT and magnetically transport to the individual cavities.

Sandia Atom Chip Testing Apparatus




- Atom chip testing apparatus assembly including vacuum chamber and laser systems is complete
- 1st Experiments: make mirror-MOT and then magnetically trap atoms on the atom chip
- Chamber has good optical access
- Atom chip is mounted on a polyimide circuit board
- Rapid changing of the atom chip with a modular design.
- DFB lasers with frequency offset locking for the MOT.



Atom chip mounted in a spherical octagon



Atom Chip Assembly



First Atom Chip shipped to Mabuchi Group March 2008