

The NIST SP 800-90 Deterministic Random Bit Generator Validation System (DRBGVS)

March 10, 2009

Timothy A. Hall

National Institute of Standards and Technology

Information Technology Laboratory

Computer Security Division

TABLE OF CONTENTS

- 1 INTRODUCTION.....1**
- 2 SCOPE1**
- 3 CONFORMANCE1**
- 4 DEFINITIONS AND ABBREVIATIONS1**
 - 4.1 DEFINITIONS.....1
 - 4.2 ABBREVIATIONS.....2
- 5 DESIGN PHILOSOPHY OF THE DETERMINISTIC RANDOM BIT GENERATION VALIDATION SYSTEM.....2**
- 6 DRBGVS TEST.....2**
 - 6.1 CONFIGURATION INFORMATION3
 - 6.2 THE DETERMINISTIC RANDOM BIT GENERATOR TEST3
 - 6.3 INPUT VALUES5
- APPENDIX A REFERENCES.....6**

1 Introduction

This document, *The NIST SP 800-90 Deterministic Random Bit Generator Validation System (DRBGVS)*, specifies the procedures involved in validating implementations of the Deterministic Random Bit Generator mechanisms approved in NIST SP 800-90, *Recommendation for Random Number Generation Using Deterministic Random Bit Generators (Revised) (March 2007)* [1].

The *DRBGVS* is designed to perform automated testing on Implementations Under Test (IUTs). This document provides the basic design and configuration of the *DRBGVS*. It defines the purpose, the design philosophy, and the high-level description of the validation process for DRBG. The requirements and procedures to be followed by those seeking formal validation of an implementation of DRBG are presented. The requirements described include the specification of the data communicated between the IUT and the *DRBGVS*, the details of the tests that the IUT must pass for formal validation, and general instruction for interfacing with the *DRBGVS*.

2 Scope

This document specifies the tests required to validate IUTs for conformance to the NIST SP 800-90 [1]. When applied to IUTs that implement DRBG, the *DRBGVS* provides testing to determine the correctness of the algorithm contained in the implementation. The *DRBGVS* consists of a single test that determines if the DRBG implementation produces the expected random bit output given a set of entropy and other inputs.

3 Conformance

The successful completion of the tests contained within the *DRBGVS* is required to be validated as conforming to the DRBG. Testing for the cryptographic module in which the DRBG is implemented is defined in FIPS PUB 140-2, *Security Requirements for Cryptographic Modules* [2].

4 Definitions and Abbreviations

4.1 Definitions

DEFINITION	MEANING
CST laboratory	Cryptographic Security Testing laboratory that operates the <i>DRBGVS</i>
Deterministic Random Bit Generator	The algorithms specified in NIST SP 800-90, <i>Recommendations for Random Number Generation Using Deterministic Random Bit</i>

	<i>Generators (DRBG) for generating random bits.</i>
--	--

4.2 Abbreviations

ABBREVIATION	MEANING
DRBG	Deterministic Random Bit Generator
DRBGVS	Deterministic Random Bit Generator Validation System
IUT	Implementation Under Test

5 Design Philosophy of the Deterministic Random Bit Generation Validation System

The DRBGVS is designed to test conformance to NIST SP 800-90 rather than provide a measure of a product’s security. The validation tests are designed to assist in the detection of accidental implementation errors, and are not designed to detect intentional attempts to misrepresent conformance. Thus, validation should not be interpreted as an evaluation or endorsement of overall product security.

The DRBGVS has the following design philosophy:

1. The DRBGVS is designed to allow the testing of an IUT at locations remote to the DRBGVS. The DRBGVS and the IUT communicate data via *REQUEST (.req)* and *RESPONSE (.rsp)* files.
2. The testing performed within the DRBGVS uses statistical sampling (i.e., only a small number of the possible cases are tested); hence, the successful validation of a device does not imply 100% conformance with the standard.

6 DRBGVS Test

The DRBGVS for DRBG consists of a single test. The DRBGVS requires the vendor to select the mechanism or mechanisms, Hash_DRBG, HMAC_DRBG, CTR_DRBG, or Dual_EC_DRBG, and options (e.g., which SHA algorithm is used for hashing functions). Separate files will be generated for each mechanism.

6.1 Configuration Information

To initiate the validation process of the DRBGVS, a vendor submits an application to an accredited laboratory requesting the validation of its implementation of DRBG. The vendor's implementation is referred to as the Implementation Under Test (IUT). The request for validation includes background information describing the IUT along with information needed by the DRBGVS to perform the specific tests. More specifically, the request for validation includes:

1. Vendor Name;
2. Product Name;
3. Product Version;
4. Implementation in software, firmware, or hardware;
5. Processor and Operating System with which the IUT was tested if the IUT is implemented in software or firmware;
6. Brief description of the IUT or the product/product family in which the IUT is implemented by the vendor (2-3 sentences);
7. The DRBG mechanisms and options (e.g., SHA sizes, block cipher algorithms) supported by the IUT.

6.2 The Deterministic Random Bit Generator Test

The DRBGVS consists of a single test that exercises the DRBG instantiate, generate and reseed operations and is organized as follows. CAVS generates a separate request (.req) file for each type of DRBG mechanism supported by the implementation. The four NIST SP 800-90 DRBG mechanisms are Hash_DRBG, HMAC_DRBG, CTR_DRBG, and Dual_EC_DRBG. The file names are simply the mechanism name with a .req extension (e.g., CTR_DRBG.req).

Each file lists the supported options for that mechanism. For Hash_DRBG and HMAC_DRBG, this is simply what SHA sizes are used. For CTR_DRBG, this is the block cipher functions used (e.g., AES-128) and whether or not a derivation function (df) is used. For Dual_EC_DRBG, this is the curve names (e.g., P-521) and SHA sizes used. All options supported by the mechanism are listed on a single line following the file header. Examples:

```
# HMAC_DRBG options: SHA-1 :: SHA-224 :: SHA-384 :: SHA-512
# CTR_DRBG options: 3KeyTDEA use df :: AES-128 use df :: AES-256 no df
# Dual_EC_DRBG options: P-256 SHA-1 :: P-256 SHA-256 :: P-521 SHA-512
```

For each option, a series of test cases is specified. The test case is defined by six lines of bracketed parameters. The first identifies the option. The second indicates whether the

prediction resistance flag is on or off. The remaining four indicate bit lengths of input parameters to the Instantiate and Generate functions. For example, an HMAC_DRBG SHA-1 test case might be:

```
[SHA-1]
[PredictionResistance = True]
[EntropyInputLen = 128]
[NonceLen = 64]
[PersonalizationStringLength = 0]
[AdditionalInputLen = 0]
```

Each test case contains 15 trials. For cases with prediction resistance enabled, each trial consists of (1) instantiate drbg, (2) generate one block of random bits, do not print (3) generate one block of random bits, print out (4) uninstantiate. There are eight values for each trial. The first is a count (0 – 14). The next three are entropy input, nonce, and personalization string for the instantiate operation. The next two are additional input and entropy input for the first call to generate. The final two are additional input and entropy input for the second call to generate. These values are randomly generated. “generate one block of random bits” means to generate random bits with number of returned bits equal to the Output Block Length as defined in NIST SP 800-90. Below is a sample trial for the HMAC_DRBG SHA-1 test case:

```
COUNT = 0
EntropyInput = 7a0f5bc462fd0d65156d8b1a6ba7387d
Nonce = 1ad732f0b703c3f5
PersonalizationString =
AdditionalInput =
EntropyInputPR = a1b85ba779582722098e7a6c002f5ebb
AdditionalInput =
EntropyInputPR = c335a123499584ec3188a52655294af4
ReturnedBits = ?
```

For test cases without prediction resistance, each trial consists of (1) instantiate drbg, (2) generate one block of random bits, do not print (3) reseed, (4) generate one block of random bits, print out (5) uninstantiate. There are eight values for each trial. The first is a count (0 – 14). The next three are entropy input, nonce, and personalization string for the instantiate operation. The fifth value is additional input to the first call to generate. The sixth and seventh are additional input and entropy input to the call to reseed. The final value is additional input to the second generate call. A test case and one trial sample for CTR_DRBG is listed below.

```
[3KeyTDEA use df]
[PredictionResistance = False]
[EntropyInputLen = 112]
[NonceLen = 56]
[PersonalizationStringLength = 112]
[AdditionalInputLen = 0]
```

```
COUNT = 0
EntropyInput = 60afe5d671ffdfca5744cae6cdce
Nonce = 489f2692847ca1
PersonalizationString = b26ff8dfb1a920b7c064d423b23d
```

```
AdditionalInput =  
EntropyInputReseed = 3e97714ae391b119a02ed85887f8  
AdditionalInputReseed =  
AdditionalInput =  
ReturnedBits = ?
```

More information on the input values is in the section below.

6.3 Input values

Prediction resistance: if an implementation supports prediction resistance, the CST lab should check the prediction resistance box for each mechanism tested. If the prediction resistance supported box is checked, CAVS will generate test values with and without using prediction resistance. If the box is not checked, CAVS will only generate values without using prediction resistance.

Derivation function (df) for CTR_DRBG: counter-mode (CTR) block cipher mechanism DRBGs are defined in NIST SP 800-90 for use with a derivation function (df) and with no df. One or both of these options may be checked on the CTR_DRBG tab, whichever one(s) the implementation uses.

CAVS has default bit lengths for the inputs it provides. If the implementation can support these bit lengths, then do not change them. If an implementation does not support one of the defaults, the bit lengths can be edited by pushing the “Edit Input Lengths” button. The defaults and restrictions on each of the input lengths are as follows:

Entropy input: the default bit length is the maximum security strength supported by the mechanism/option. This is the minimum bit length CAVS will accept, as CAVS tests all DRBGs at their maximum supported security strength. Longer entropy inputs are permitted, with the following exception: for CTR_DRBG with no df, the bit length **must** equal the seed length.

Nonce: the default nonce bit length is one-half the maximum security strength supported by the mechanism/option. Longer nonces are permitted. CTR_DRBG with no df does not use a nonce.

Personalization string: CAVS has two default bit lengths for personalization string, 0 and maximum supported security strength, except in the case of CTR_DRBG with no df, where the second length must be \leq seed length. If the implementation only supports one personalization string length, then set both numbers equal to each other. If the implementation does not use a personalization string, set both numbers to 0 (zero).

Additional input: the additional input bit lengths have the same defaults and restrictions as the personalization string lengths.

Appendix A References

- [1] *Recommendation for Random Number Generation Using Deterministic Random Bit Generators (Revised)*, NIST SP 800-90, National Institute of Standards and Technology, March 2007.
- [2] *Security Requirements for Cryptographic Modules*, FIPS Publication 140-2, National Institute of Standards and Technology, May 2001.