Back to Trigger Home.

Current status and testing instructions for L2 boards

[Board Status] [Testing Instructions] [Useful References]

Board status as of 02/06/03

Board Serial # TTL? PAL, PROM, Jumpers Tested? Comments
L1 SN 01 TTL PAL Argo 4_8 Yes In b0l2de01
L1 SN 02 TTL PAL Argo 4_8 Yes .
L1 SN 03 TTL PAL Argo 4_8 Yes .
CLIST SN 01 TTL . Yes In b0l2de00
CLIST SN 02 TTL PAL MBUS 4_3 Yes .
CLIST SN 03 TTL . No at UofM. Not working.
alpha CDF D-1 TTL kio32, jtsi1-5
y In b0l2de01. NOTE: Wrong PIO prom.
alpha CDF D-2 TTL kio32t, jtsi1-5 y In b0l2de00
alpha CDF D-3 TTL kio32t, jtsi1-5
y Spare
alpha . . ?
. at Michigan
alpha . . ?
. at Michigan
XTRPlist 3 TTL CPLD 5/07/01 (XTRP), FPGA  4/17/02 y In b0l2de00, slot 9
SVTlist 4 TTL CPLD 6/07/02 (SVT),
FPGA  4/17/02
y
b0svt06, slot 13
XTRPlist 5 TTL CPLD 5/07/01 (XTRP), FPGA 4/17/02 y
hot XTRPlist spare (2RR29C)
SVTlist 6 TTL CPLD 6/07/02 (SVT),
FPGA  4/17/02
y
known problems with beam
OK for no-beam tests
SVTlist 7 TTL CPLD 6/07/02 (SVT),
FPGA  4/17/02
y
hot SVTlist spare (2RR29C)
SVTlist 8 TTL CPLD 6/07/02 (SVT),
FPGA  4/17/02
y
b0l2de00, slot 12
ISOlist 1 PECL . . Kept PECL for tests
ISOlist 2 TTL PAL Argo 4_8 Yes In b0l2de01
ISOlist 3 TTL PAL Argo 4_8 Yes In b0l2de00
RECES 2
N/A Dip switch 500
y
b0l2de00, sl 17
RECES 3
N/A
Dip switch 600 y
b0l2de00, sl 16
RECES 4
N/A
Dip switch 400
y
b0l2de00, sl 18
RECES 5
N/A
Dip switch 700
y
working spare (few stuck bits)
RECES 6
N/A
Dip switch 700
y
working spare (few stuck bits)
RECES 7
N/A
Dip switch 700
y
b0l2de00, sl 15

Quick testing instructions


Useful references



Page originally maintained by Natalia Kuznetsova and Greg Feild.
Trigger SPL's
Last modified: Thu Feb 6 19:55:50 CST 2003