| RT2007 EB-FN02 | |
|
| Logout Search Home | ||
| Title | The Tera-bit/s Super-Fragment Builder and Trigger Throttling System for the Compact Muon Solenoid Experiment at CERN | Submitted | 30-JAN-07 03:29 (UTC -06:00) |
|---|---|---|---|
| Classification | Event Building and Fast Networks | Modified | 02-MAY-07 11:12 (UTC -05:00) |
| Session | EB-FN | Presentation | Oral |
| Speaker | Hannes Sakulin | Paper ID | EB-FN02 |
| Paper PDF | Download | ||
| Author(s) | Hannes Sakulin (CERN, ), Vincent Boyer, Angela Brett, Eric Cano, Andrea Carboni, Marek Ciganek, Sergio Cittolin, Dominique Gigi, Frank Glege, Robert Gomez-Reino, Esteban Gutierrez Mlot, Johannes Gutleber, Claude Jacobs, Juan Lopez Perez, Frans Meijers, Emilio Meschi, Alexander Oh, Luciano Orsini, Lucien Pollet, Attila Racz, Philipp Schieferdecker, Christoph Schwick, Dimitrios Tsirigkas (CERN, Geneva), Michele Gulmini (CERN, Geneva; INFN/LNL, Legnaro, Padova), Joao Varela (CERN, Geneva; LIP, Lisboa), Samim Erhan (CERN, Geneva; UCLA, Los Angeles, California), Roland Moser (CERN, Geneva; Vienna University of Technology (TU Vienna), Wien), Steven Murray, Ichiro Suzuki (Fermilab, Batavia, Illinois), Gaetano Maron, Andrea Petrucci (INFN/LNL, Legnaro, Padova), Jin Cheol Benjamin Kim (KNU-CHEP, Daegu), Gerry Bauer, Christoph Maria Paus, Konstanty Sumorok (MIT, Cambridge, Massachusetts), James Branson, Elliot Lipeles, Marco Pieri, Matteo Sani (UCSD, La Jolla, California) | ||
| Abstract | The Data Acquisition System of the Compact Muon Solenoid experiment at the Large Hadron Collider reads out event fragments of an average size of 2 kilobytes from around 650 detector front-ends at a rate of up to 100 kHz. The first stage of event-building is performed by the Super-Fragment Builder employing custom-built electronics and a Myrinet optical network. It reduces the number of fragments by one order of magnitude, thereby greatly decreasing the requirements for the subsequent event-assembly stage. By providing fast feedback from any of the front-ends to the trigger, the Trigger Throttling System prevents buffer overflows in the front-end electronics due to variations in the size and rate of events or due to back-pressure from the down-stream event-building and processing. This paper reports on the recent successful integration of a scaled-down setup of the described system with the trigger and with front-ends of all major sub-detectors and discusses the on-going commissioning of the full-scale system. | ||
| Word Count: 157 Character Count: 1017 | |||
| Footnote | |||
| Funding Agency | |||
| File Name | File Type | Platform | Uploaded |
|---|---|---|---|
| EB-FN02.PDF | Portable Document Format | Intel PC | 02-MAY-07 15:41 (UTC -05:00) |
| EB-FN02_talk.ppt | Transparencies | Intel PC | 04-MAY-07 08:12 (UTC -05:00) |
| Please contact the RT2007 Database Administrator with questions, problems, and/or suggestions. | 23-FEB-09 12:15 (UTC -06:00) |
| SPMS Author: Matthew Arena — Fermi National Accelerator Laboratory | SPMS Version 7.2 |