Xbert Bit Error Rate Tester

Fermilab ESE Group

Document #xxxx (Preliminary version. Not for distribution.)Author:Don HusbyPrinted:13-Mar-02Revised:21-Oct-97Also available on the WWW as:

http:// www-ese.fnal.gov/projects/svx/bert/Xbert.htm

Corrections / revisions to document shown in bold underline type. Additional information regarding script files added to end of document, NGW 03/06/02

Introduction

The XBERT is a general-purpose Bit Error Rate Tester for high speed links. It can generate and check arbitrary data patterns as large as 32K by 32 bits at speeds up to 63.5 Mwords/Sec.

As shown in Fig 1, the Xbert consists of three modules: a transmitter (Tbert), a receiver (Rbert), and a PC host interface (Pbert). The Tbert sends a continuous pattern out through the test link. The Rbert receives the pattern and checks it. The Pbert controls the other two modules via a 1-MHz electrically-isolated serial link. This three-card architecture allows the transmitting end of a test-link to be electrically and physically isolated from the receiving end.

Since the circuitry is implemented using FPGAs, it can be easily modified to accommodate most types of clocking and handshake protocols. The standard 50-pin single-ended ECL connector should be sufficient to support most links. When timing is critical, the Xbert circuitry can be customized and placed on



the same PC board as the link circuitry. The specifications section lists links that are currently supported.

The user interface software runs under MS-Dos (or in a Dos window) and allows the user to configure and monitor the Xbert. Basic operations include

creating and loading test patterns, starting and stopping a test, monitoring error statistics, and setting operating characteristics such as clock speed.

Contents

(double-click on the page numbers to go to that item)

Introduction1
User Guide 2
Installation2
Installing the Pbert2
Installing the software2
Installing the Tbert and Rbert2
User Interface
Startup3
Display Screen
Commands4
Notes on Supported Links6
ECL 50-Pin Connector6
Finisar / G-link6
SVX GRT Quad G-link receiver (Qbert)?
TTL-Level Xbert8
Interfacing Guide9
Daughterboard Adapter9
Transmitter Signals9
Receiver Signals9
Clocking Schemes10
Mechanical10
Integrated Adapter10
Debugging Guide11
Common Elements11
Control Link Protocol11
Power Connector11
FPGA files11
PBERT12
TBERT12
RBERT12
Software13
Hardware Register Formats13
Program Flow13
Subroutine Descriptions14
Error Messages14
Appendix L: Logbook16
Appendix W: Windows issues 16
Installing under Win9516
Registering the xbr file type16
Appendix S: Sample scripts 17

Specifications				
Pattern length	32K Words			
Pattern width	1 to 32 bits			
Word rate	16 to 63.5 MHz			
	variable by 0.5 MHz			
Host Computer	MS-Dos PC with			
	16-bit ISA slot			
Supported Links:				
ECL 50-pin connec	tor			
Finisar / G-Link ada	apter.			
SVX GRT Quad G	-link receiver (TTL)			
TTL Xbert				

User Guide

Installation

Use the following simple steps to install the Xbert.

- 1) Set the Pbert I/O base address and install in a free 16-bit ISA slot in your PC.
- 2) Copy the software and supporting files to an appropriate directory on your hard drive.
- 3) Setup Tbert and Rbert and connect them to Pbert via 8-wire control links.
- 4) Power up PC, Tbert and Rbert, and run xbert.exe.

Installing the Pbert

Before installing the Pbert, set its base address via the dip-switch (Fig 2). The Pbert requires 16 bytes of I/O register space on a 16-byte boundary. The default base address of 310 should be used whenever possible. If an address other than 310 is used, then the environment variable XBERT_BASE should be set to the proper value by adding the following line to your autoexec.bat file:

SET XBERT_BASE=### (Where <u>###</u> is the base address)

If you're running under Windows95, you can check for free I/O space and reserve I/O space using the Control Panel/System applet (See Appendix W).

Installing the software

The latest software for the Xbert can be found at the web site:

http://www-ese.fnal.gov/eseproj/svx/bert/soft.htm The software includes the user interface program (xbert.exe) and a number of data files. All of

these files should be copied to a directory on your hard disk. The software should be run from that directory. Under Windows95, you can register the .xbr type so that clicking on a .xbr script will automatically start xbert.exe (See Appendix W).

Xbert.exe uses several types of data files:

- *.XCF Xbert Chip files. These are configuration files for the Xbert gate arrays. The default chip files are xbert_p.xcf, xbert_t.xcf, and xbert_r.xcf. Other link types may require different xcf files.
- *.PAT Pattern Files. These are user-generated pattern files. Note that many useful patterns are built-in to the software and do not require PAT files.
- * .XBR Xbert script files. These are startup scripts that contain configuration information. You can create scripts that automatically setup the Xbert, load patterns, and run tests. An XBR script can be specified on the command line when xbert.exe is started.

Installing the Tbert and Rbert

Depending on your test requirements, the Tbert and Rbert can be installed in separate boxes with separate power supplies, or they can reside in the same box and share a power supply. Install all cables and link adapters before turning on the power.

There is one jumper on the Rbert that inverts the received strobe. Fig 5 shows how to configure the jumper for true or inverted clocking.

Figure 5A shows the actual jumper configuration for changing the clock polarity on the ecl Rbert. NGW – 03/06/02

Fig5A Rbert clock inversion jumper









User Interface

Startup

Under DOS: Xbert.exe should be run from the directory in which it was installed. It can be started by simply typing "XBERT" at a DOS prompt. An optional startup script (.xbr file) can be specified on the command line. If no startup script is specified, then Xbert tries to execute commands from xbert.xbr.

Under Windows: The user interface can be started by doubleclicking on the xbert.exe icon or by double-clicking on a .xbr script file icon. If you click on an xbr file, Xbert will execute that startup script. If you click on Xbert.exe, it will try to run the Xbert.xbr startup script. Note that if you are running Xbert for the first time, windows may respond with the "Start With" dialog box. See appendix W for instructions on how to register the .xbr file type.

The startup script configures the hardware and other test parameters. The typical startup script should have the following elements:

- 1) Specify chip files (.xcf) to configure the programmable gate arrays. (This step is required and should be done first).
- 2) Configure clock hardware (Speed, edge, etc.)
- 3) Set flag names and handshake protocol.
- 4) Configure pattern
- 5) Load Pattern

During startup several sanity checks are made on the hardware to insure that it is working properly. The debugging guide lists <u>error messages</u> and possible causes.

Display Screen

Figure 5 shows the display screen immediately after a typical startup. The following describes elements of the display screen:

modules. Flag names are highlighted if the flag is on. Flag names are user-defined and can be associated with any bit of the 16-bit Tbert or Rbert status word. A description of the status word can be found in the FLAG command description below.

2 Error statistics include the total number of errors, the total number of words transferred, the error rate (errors per word) and the total test time.

3 Clock configuration includes clock speed and synchronization settings. See the CLOCK command description below for more details.

4 Chip files are the names of the firmware files that are currently downloaded into the Tbert and Rbert. If the names are dimmed, then the files have not been successfully loaded.

5 Port and Dev indicate which of the 4 control ports and which of the four links are selected. The Pbert has 4 control link ports. Some versions of the Tbert or Rbert may have control up to four devices. Currently, the software supports the selection of Port and Device, but does not support the running of tests on more than one port or device at the same time.

6 Pattern indicates the name of the currently loaded pattern. If the name is dim, then the pattern has not been successfully loaded. The mask indicates which of the 32 bits in the pattern word are being used. The offset indicates the number of words required by the receiver before it should start checking the pattern. See the <u>Pattern</u>, <u>Mask</u>, and <u>Offset</u> commands below for more details.

7 The Log area contains detailed error and status messages. It is a scrolling window. Each message is preceded by the current date and time. Messages can also be sent to a log file by using the Logfile command.

8 Commands are displayed in the command window.

Hardware flags show the current status of the remote

Fig 6 Xbert Display Screen					
Status TBERT RUN_T READY_T RESET_T DIV1_T M20_T FILL_FRAME RBERT: RUN_R READY_R RESET_R DIV1_R M20_R SYNCED 2 0 Errors / 0.0e+00 Words =0.0e-00 E/W (0 Days 0.00 Hours)					
Chip: 4 tbert.xcf / rbert.xcf Port=0 Dev=05 Pattern: =random 6 Mask: 0000FFFF.FFFF0000 Offset: 1					
0820 11:34 0820 11:34 6 Reading commands from glink.xbr 0820 11:34 16 Log file TEST3.LOG opened 0820 11:34 16 Loading file PBERT.XCF 0820 11:34 16 Loading file RBERT.XCF 0820 11:34 16 Sanity check: System appears to be working 0820 11:34 16 Pattern successfully transferred to remote modules 0820 11:34 16 RUN 44Mhz tbert.xcf rbert.xcf =random[000FFFFF.00000000]					
<pre>> handshake READY_R > offset 1 > mask 000FFFFF > pattern random > run</pre>					

Xbert User Guide

Commands

Commands can be entered from the keyboard or they can be used in a .xbr script file.

Configuration and Control Commands
stop[f5]Stop the testrun[f6]Start the testclear[f7]Clear errorsload[f8]Load the current pattern into the remote modulescheck[f4]Check the current pattern at the remote moduleshelp[f1]Display help fileexit[alt-x] or [alt-f4]Exit program
<pre>source <file>[.xbr] Accept further commands from <file>. Default file type is .xbr. If executed from a script, then the current file is closed and the new one is opened.</file></file></pre>
<pre>logfile <file>[.log] ["new"] Open <file> as a log file. If "new" then start a new file, otherwise append to existing file. If no file is specified, then the log file is closed. Default file type is .log.</file></file></pre>
<pre>chip <xmit bit="" file=""> <recv bit="" file=""> <pbert_file>[.xcf] Configure FPGAs with these files. This resets and reconfigures the whole system. The default type is .xcf.</pbert_file></recv></xmit></pre>
port 0-3
Set the Pbert control-link port. Port 0 is the default phone- jack. Ports 1-3 are on the auxiliary control link connector. Currently, software only supports one port at a time.
dev 0-3
Select one of four link devices. Some versions of the Tbert or Rbert may control as many as four test links. This command selects which link to use. In particular, this is used with the GRT to select which of 4 G-link receivers is checked.
xrmask 1-3
Turns off the transmitter or receiver to aid in debugging or remote tests.1 Transmit only. Ignore the receiver.2 Receive only. Ignore the transmitter.3 Normal. Transmitter and receiver are both used.
burst <limit></limit>
Number of errors in 3 seconds that is considered a fatal link problem. When this limit is reached, the link is reset and patterns are checked and reloaded if necessary. If this happens twice, a fatal error is declared, and the whole system is reset and re-configured. If burst is set to 0, then no burst detection is done.
Clock < <i>speed> two_edge/one_edge async/sync dav_hold/dav_free</i> <i>PLL/Xtal Rising/Falling</i> Set clock speed and configuration. The speed can be any number from 16.0 to 63.5. The other flags determine how the clock is used by the receiver: (See <u>Clocking Schemes</u> in the User Guide for more information).

be used in parallel links so that the clock signal

has the same bandwidth as the data signals.

one_edge	Data is valid at the rising edge of the clock.			
sync	The clock is synchronous and runs continuously			
	even when no data is transmitted.			
async	The clock only transitions when valid data is sent.			
dav_hold	Latch the data-available signal on its first			
	transition. Used when DAV is embedded in the			
	test data.			
dav_free	DAV should be used to qualify every data word.			
Rising	Output data is clocked on TCLK rsing edge			
Falling	Output data is clocked on TCLK falling edge			
PLL	Enable PLL clock generator			
Xtal	Disable PLL clock generator			

pattern <fil< th=""><th>le>[.pat] / random / seq / alt / pspike / nspike</th></fil<>	le>[.pat] / random / seq / alt / pspike / nspike
Generate	a test pattern from a file or from one of the pre
programm	ned patterns, and apply the current mask, offset
davbit, an	d clkbit settings. Preprogrammed patterns include
,	
random	Random data This uses the rand() function and
ranaom	is always the same random pattern
	Is always the same random pattern.
seq	Sequential. Bits 14:0 and 29:15 contain the
	word's address.
alt	Alternating. Words alternate from all 0 to all 1.
pspike	Positive spike. All words are zero except fo
	location 1 which is all ones.
nsnike	Negative spike All words are ones except fo
nspine	location 0 which is all zero
	iocation o which is an zero.
offset <offset< td=""><td>> This sets the pattern offset at the receiver</td></offset<>	> This sets the pattern offset at the receiver
When da	ta starts coming into the receiver it may be
200000000	to togo out one or two words in order to
necessary	to toss out one of two words in order to
synchroni	ze the memory pattern to the incoming pattern
The offset	t tells how many words to ignore.
mask <va Pattern m</va 	<i>ulid> <set></set></i>
i attern in	to to a known state. The first has number specific
unused bi	is to a known state. The first nex number specifie
which bits	s are valid - all other bits are set to zero unless the
are set in	the $\langle set \rangle$ field.
all-h:4 0.2	1 on 1
CIKDIL 0-5	1 OF -1
This allow	
edged clo	ws one of the bits in the data to be used as a two
alternating	bock. When specified, the bit is forced to as
	bock. When specified, the bit is forced to a $g 0/1$ pattern.
J	we one of the bits in the data to be used as a two ock. When specified, the bit is forced to as g 0/1 pattern.
davbit 0-3	we one of the bits in the data to be used as a two ock. When specified, the bit is forced to a g $0/1$ pattern. 1 or -1 < inv >
davbit 0-3 This allo	we one of the bits in the data to be used as a two ock. When specified, the bit is forced to as g $0/1$ pattern. 1 or -1 < inv > we one of the data bits to be used as a Data
davbit 0-3 This allo Available	we one of the bits in the data to be used as a two ock. When specified, the bit is forced to as g 0/1 pattern. $l \ or -1 \ $ ws one of the data bits to be used as a Data signal. When used, this bit is forced to a 0 a
davbit 0-3 This allo Available location 0	we one of the bits in the data to be used as a two ock. When specified, the bit is forced to an g 0/1 pattern. $l \ or -1 \ $ ws one of the data bits to be used as a Data signal. When used, this bit is forced to a 0 a 0 and a 1 at location 1. All other locations are se
davbit 0-3 This allo Available location 0	we one of the bits in the data to be used as a two ock. When specified, the bit is forced to an g 0/1 pattern. <i>I</i> or $-1 < inv>$ we one of the data bits to be used as a Data signal. When used, this bit is forced to a 0 a 0 and a 1 at location 1. All other locations are set tern type. If the Inv is specified, then the daybit i
davbit 0-3 This allo Available location 0 by the pat	we one of the bits in the data to be used as a two ock. When specified, the bit is forced to an g 0/1 pattern. $l \ or -1 \ $ we one of the data bits to be used as a Data signal. When used, this bit is forced to a 0 a 0 and a 1 at location 1. All other locations are se itern type. If the Inv is specified, then the davbit i v instead of high
davbit 0-3 This allo Available location 0 by the pat active low	We one of the bits in the data to be used as a two ock. When specified, the bit is forced to as g 0/1 pattern. $l \ or -1 \ $ ws one of the data bits to be used as a Data signal. When used, this bit is forced to a 0 a 0 and a 1 at location 1. All other locations are set tern type. If the Inv is specified, then the davbit is i instead of high.
davbit 0-3 This allo Available location 0 by the pat active low davoffset <o<u>f</o<u>	We one of the bits in the data to be used as a two ock. When specified, the bit is forced to as g 0/1 pattern. $l \ or -1 \ $ we one of the data bits to be used as a Data signal. When used, this bit is forced to a 0 a 0 and a 1 at location 1. All other locations are set tern type. If the Inv is specified, then the davbit i v instead of high. <i>(fset></i>) This controls how many words occur before
davbit0-3This alloAvailablelocation 0by the patactive lowdavoffsetdavoffset	We one of the bits in the data to be used as a two ock. When specified, the bit is forced to a g $0/1$ pattern. <i>l or -1 <inv></inv></i> we one of the data bits to be used as a Data signal. When used, this bit is forced to a 0 a 0 and a 1 at location 1. All other locations are set tern type. If the Inv is specified, then the davbit is <i>i</i> instead of high. <i>ffset></i> This controls how many words occur befor it is toggled. The davbit is toggled on wor

load [f8] Load the current pattern into the remote modules

list <location> Lists 10 lines of the pattern starting at <location>

Flag and Handshake Commands

The Tbert and Rbert each have a 16-bit status word. Some of the bits in the status word are user defined and depend on the link being tested. The Xbert software allows you to assign arbitrary names to these flags and to specify how they are used in startup handshake sequences.

flag <*flag number*> <*Name*>

Assigns a name to one of the general purpose flags. The Tbert and Rbert each have 4 general purpose inputs and 4 general purpose outputs. The flags are displayed in the order that they are named. The following table lists flag numbers and their function in the status word. See information on specific links for detailed bit usage. Numbers are in hexidecimal.

Bits Function

Tbert Rbert

3:0 13:10 General-purpose output handshake signals

- 7:4 17:14 General-purpose input handshake signals
- 8 18 Data Link ready to send/receive data
- 9 18 Data Link Error
- A 1A Control-link error
- B 1B Data compare error Received wrong data.
- C 1C Run Data link test is running
- D 1D Data Available
- E 1E Error one of the error bits is on

Note that the Link_Ready flag is special. It is a fast hardware trigger that will stop the transmitter or receiver immediately. It's polarity can be set in hardware by putting a slash (/) in front of its name.

handshake *flag, flag* ... = [/]*flag* [/]*flag* ...

Specifies a step in the startup handshake sequence. Each step is a kind of if-then statement: "wait for the input flags to match the specified state then set the output flags as specified and then move to the next step." After the last step is satisfied, then the Tbert will start sending data on the link. If an input flag name is preceded by a / then it must be low to match the condition. If an output flag is preceded by a / then it is driven low when the condition is matched. If no input flags are specified then the condition is always matched. Note that the handshake sequence is done in software. The maximum speed for executing a handshake step is 40 microseconds (limited by the speed of the control link)

new_flags

Clears the existing flag definitions. **new_handshake** Clears the existing handshake definition.

Example Startup Script.

logfile test3.log chip tbert.xcf rbert.xcf pbert.xcf clock 44 one_edge sync dav_free new_flags flag C RUN_T	II Open Log file II Load new FPGA files II Set clock parameters II Clear existing definitions II Define RUN flag
flag 0 DESET T	II Transmitter ready II Transmitter resot
flag 2 DIV1 T	PLI sneed
flag 3 M20 T	16/20 bit select
flag 1 FILL FRAME	Fill frame control
flag 1C RUN_R	// Receiver RUN
flag 18 READY_R	ll Receiver ready
flag 10 RESET_R	ll Receiver Reset
flag 11 DIV1_R	PLL speed
flag 12 M20_R	16/20 bit select
flag 5 SYNCED	Il Receiver is synchronized
new_handshake	Il Define a new handshake sequence
handshake /DIV1_T /DIV1_R M20_T M20	D_R = // Set operating modes
handshake /RESET_R /RESET_T /FILL_	FRAME = // Reset devices
handshake RESET_T =	ll Release transmitter
handshake RESET_R = READY_T	<i>II When Transmitter syncs, release Receiver</i>
handshake FILL_FRAME = SYNCED	ll When Receiver syncs, send FF1
handshake READY_R	Il Last step - wait for receiver ready
offset 1	Il G-link requires 1 extra word
mask 000FFFFF	G-link is 20 bits wide
pattern random	ll Generate pattern
load	ll Load pattern
run	// Start the test

Notes on Supported Links

ECL 50-Pin Connector

The 50-pin connector is intended to be used with adapter cards and very short cables. It has 32 data bits, strobe, and some handshake signals. It also has pins that supply ± -5 volts. Signal levels are 100K ECL.

Using the loopback test cable for the ECL Bert

Only use the loopback cable that is supplied with the Xbert. It has been modified so that it doesn't pass the +/- 5 volt power and so that asserts the READY signal. Other cables will not work properly. If you need to make a loopback cable, simply cut the outer 2 wires on each edge of the cable, and short wires 33 and 34 together. If you're using the startup script shown at the end of this document, short wires 33 and 31 together on the transmitter end of the loopback cable instead of pins 33 and 34.

To run a loopback test, use the LOOPBACK.XBR startup script, <u>or use the loopback</u> script at the end of this document. See the <u>Interfacing Guide</u> for a complete description of signal names and functions.

Finisar / G-link

Finisar G-link modules connect directly to the Rbert and Tbert via 60-pin highdensity connectors. The G-link uses a single-edged, synchronous, inverted clock. The Rbert clock jumper (Fig 5) should be set to "inverted" and the startup script should set the clock to SYNC, ONE_EDGE, and DAV_FREE.

As shown in Fig 8 the Xbert has access to handshake lines as well as the 16/20-bit word width selection (M20SEL) and one of the PLL clock range signals (DIV1). Fig 10 shows how the handshake signals should be sequenced at startup. Table 1 shows available operating speeds and word widths. Note that the G-link specification says that the maximum word rate in 20-bit mode is 62.5 MHz. This rate can be exceeded if external cooling is used.

To run a test with the Finisar / G-link module, use the <code>glink16.xbr</code>, <code>glink20.xbr</code> startup script, or use the startup script at the end of this document.

Fig 9 G-Link / Finisar Connector pinouts						
Tr	ansmi	tter		Re	ceiv	ver
Tr Gnd (E) Lock M20sel Vee (E) CAV- Strb- Strb- Flag Gnd (E) D 2 D 4 D 6 D 8 D 10 D 12 D 14 D 16 D 16 D 16	31 1 32 2 33 3 34 4 35 5 36 6 37 7 38 8 39 9 40 10 41 11 42 12 43 13 44 14 45 15 46 16 47 17 48 18 40 10	tter Gnd (D) VTT VTT Flagsel Gnd (E) DAV~ FF ED D 0 D 1 D 3 D 5 D 7 D 9 Gnd (E) D 19 D 10 D 1 D 10 D 10 D 10 D 10 D 10 D 10	Gnd (DI EF E E E E E Gnd (D D D D D D C M d (CA LinkRd Loopj Acti Acti	$\begin{array}{c ccccc} Re \\ \hline \\ D) & 31 \\ 71 & 32 \\ 8R & 33 \\ 9 & 3 & 35 \\ 9 & 3 & 35 \\ 9 & 5 & 36 \\ 9 & 7 & 37 \\ E) & 38 \\ 10 & 39 \\ 12 & 40 \\ 14 & 41 \\ 16 & 42 \\ 18 & 43 \\ E) & 44 \\ 16 & 42 \\ 18 & 43 \\ E) & 44 \\ 7^{-} & 45 \\ 7^{-} & 7^{-} \\ 7^{-} & 45 \\ 7^{-} & 7^{-} \\ 7^{-} & 45 \\ 7^{-} & 7^{-} \\ $	ceiv 1 1 2 2 3 3 4 4 5 5 5 6 7 7 8 8 9 9 0 10 1 11 2 12 3 13 4 14 5 15 5 16 7 17 3 18 10 11 12 12 12 13 13 14 14 14 10 11 12 12 13 13 14 14 14 15 15 16 16 16 16 16 16 16 16 16 16	er Vcc (D) DIV0 Gnd (E) D0 D2 D4 D6 D8 D9 D14 D6 D8 D9 D11 D13 D15 D17 Gnd (E) D19 Flag FF DAV-
Grad (E) NC2 Ofc_Stat Reset- DIV0 CS SI SO SCLK Grad (E) Grad (D)	45 19 50 20 51 21 52 22 53 23 54 24 55 25 56 26 57 27 58 28 59 29 60 30	D 19 Gnd (E) DIV1 Loopen Opt Pwr SYS1 Ready NC3 SYS2 Vcc (D) NC1	Gnd (Eq Opt_P Sy Flagt VI VI SmRst SmRst Gnd (E) 50 en 51 wr 52 s2 53 s1 54 Gel 55 GE 56 GE 57 1~ 58 2~ 59 E) 60	9 19 9 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 0 30	KT_Sig_DET Strb- Strb- SimClk- SimClk+ Stat1 Gnd (E) Stat0 M20Sel VTT VTT Gnd (D)

Fig 7 ECL 50-pin connector pinouts					
ransı	nitte	er	Re	eceiver	
		1			1
50	49	+5V	+5V	50 49	+5V
48	47	D30	D31	48 47	D30
46	45	D28	D29	46 45	D28
44	43	D26	D27	44 43	D26
42	41	D24	D25	42 41	D24
40	39	D22	D23	40 39	D22
38	37	D20	D21	38 37	D20
36	35	GPO3	GPO3	36 35	GPI3
34	33	READY	GPO0	34 33	READY
32	31	GPO1	GPO2	32 31	GPI1
30	29	GND	GND	30 29	GND
28	27	STB-	STB+	28 27	STB-
26	25	GND	GND	26 25	GND
24	23	GND	DAV	24 23	GND
22	21	D18	D19	22 21	D18
20	19	D16	D17	20 19	D16
18	17	D14	D15	18 17	D14
16	15	D12	D13	16 15	D12
14	13	D10	D11	14 13	D10
12	11	D8	D9	12 11	D8
10	9	D6	D7	10 9	D6
8	7	D4	D5	8 7	D4
6	5	D2	D3	65	D2
4	3	D0	D1	4 3	D0
2	1	-5V	-5V	2 1	-5V
	ECI ransi 50 48 46 44 42 40 38 36 34 32 30 28 26 24 22 20 18 18 16 14 12 10 8 6 4 2	ECL 5(ransmitte 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	Solution Solution	ECL 50-pin connector ransmitter $50 \ 49$ $+5V$ $+5V$ $48 \ 47$ D30D31 $46 \ 45$ D28D29 $44 \ 43$ D26D27 $42 \ 41$ D24D25 $40 \ 39$ D22D23 $38 \ 37$ D20D21 $36 \ 35$ GPO3GPO3 $34 \ 33$ READYGPO0 $32 \ 31$ GPO1GPO2 $30 \ 29$ GNDGND $28 \ 27$ STB-STB+ $26 \ 25$ GNDGND $24 \ 23$ GNDDAV $22 \ 21$ D18D19 $20 \ 19$ D16D17 $18 \ 17$ D14D15 $16 \ 15$ D12D13 $14 \ 13$ D10D11 $12 \ 11$ D8D9 $10 \ 9$ D6D7 $8 \ 7$ D4D5 $6 \ 5$ D2D3 $4 \ 3$ D0D1 $2 \ 1$ -5V-5V	ECL 50-pin connector pinout ransmitterReceiver 50 49 $+5V$ $+5V$ 50 49 48 47 $D30$ $D31$ 48 47 46 45 $D28$ $D29$ 46 45 44 43 $D26$ $D27$ 44 43 42 41 $D24$ $D25$ 42 41 40 39 $D22$ $D23$ 40 39 38 37 $D20$ $D21$ 38 37 36 35 $GPO3$ $GPO3$ 36 35 34 33 $READY$ $GPO0$ 34 33 32 31 $GPO1$ $GPO2$ 32 31 30 29 GND GND 30 29 28 27 $STB STB+$ 28 27 26 25 GMD GND 20 22 21 20 19 $D16$ $D17$ 20 19 18 17 $D14$ $D15$ 18 17 16 15 $D12$ $D13$ 16 15 14 13 $D10$ $D11$ 14 13 12 11 $D8$ $D9$ 12 11 10 9 $B6$ $D7$ 10 9 8 7 $D4$ $D5$ 8 7 6 5 $D2$ $D3$ 6 5 4 3 $D0$ $D11$

Fig 8 Connections from Xbert to Finisar

		1		
	Data	┝───▶	Data	Finisar
Tbert	STB		STB	G-Link
	DAV		DAV	Transmit
	GPO0	►	RESET	
	GPO1		FF	
	GPO2		DIV1	
	GPO3		M20SEI	<u>ـ</u>
	READY	◀	LOCKE	D

		1	D .	T ¹ · ·
	Data	◄	Data	Finisar
Rbert	STB	◀	STB	G-Link
	DAV	◀	DAV	Receive
	GPO0		RESET	
	GPO2	►	DIV1	
	GPO3		M20SEL	
	READY	◀	STAT0	
	GPI1	◀	STAT1	

Fig 10 G-link Startup Handshake

RESET_T	 Release Trans.
LOCKED	 Xmit PLL locked
RESET_R	 Release Receiver
STAT1	 PLL Freq. Lock
FF	 Send Fill Type 1
STAT0	 PLL Phase Lock
(RUN)	 Start Test

Table 1 Finisar/G-link Operating Speeds			
Width (M20SEL)	DIV1=0 DIV1=1		
16-Bit (0)	42-63.5 16-25 MHz		
20-Bit (1)	35-62.5 16-21 MHz		

SVX GRT Quad G-link receiver (Qbert)

This is a special adapter created to test the G-Link Fiber Receiver Transition Board (GRT). Documentation for the GRT can be found on the <u>ESE web site</u> at: http://www-ese.fnal.gov/eseproj/svx/vrb/vrb.htm

The Qbert uses the standard Rbert hardware with a 4-way switch at the front end. This allows the Qbert to select one of four G-links from the GRT card. The length of the Qbert has been extended to accommodate the GRT power connector and data connector.

To run a test with the Qbert, attach a Finisar transmitter to the Tbert and connect its optical cable to one of the G-Link receivers on the GRT. Execute the QBERT.XBR startup script. Select one of the four G-links using the DEV command and start the test using the RUN command.

Since the GRT doesn't use the G-link handshake signals, the handshake protocol is "open loop" and must rely on timed steps. The Transmitter's FF signal should be asserted unconditionally one step after the receiver RESET is released.

Fig 13 GRT J0 Power Connector							
PIN	Z	A	В	С	D	Ε	F
1	Gnd	+5V	+5V	+5V	+5V	+5V	Gnd
2	Gnd	rsrvd	rsrvd	+5V	rsrvd	rsrvd	Gnd
3	Gnd	rsrvd	rsrvd	rsrvd	rsrvd	rsrvd	Gnd
4	Gnd	Vt	User	User	User	User	Gnd
5	Gnd	Vt	User	User	User	User	Gnd
6	Gnd	RET_ZT	User	User	User	User	Gnd
7	Gnd	AREF_AT	User	User	User	User	Gnd
8	Gnd	RET_ZT	User	User	User	User	Gnd
9	Gnd	Vz	User	User	User	User	Gnd
10	Gnd	Vz	User	User	User	User	Gnd
11	Gnd	-5.2V (Vy)	User	User	User	User	Gnd
12	Gnd	-5.2V (Vy)	User	User	User	User	Gnd
13	Gnd	RET_XY	User	User	User	User	Gnd
14	Gnd	AREF_XY	User	User	User	User	Gnd
15	Gnd	RET_XY	User	User	User	User	Gnd
16	Gnd	-5.2V (Vx)	User	User	User	User	Gnd
17	Gnd	-5.2V (Vx)	User	User	User	User	Gnd
18	Gnd	rsrvd	User	User	User	User	Gnd
19	Gnd	rsrvd	User	User	User	User	Gnd

Fig 11 GRT Quad G-link Receiver



Fig PIN	12 GR A	T J3 Dat	ta Conn C	ector Pin D	out E
	Lin	k O		Lin	k 2 \
1	D0	GND	rsrv	GND	D0
2	D1	D2	rsrv	D2	D1
3	GND	D3	rsrv	D3	GND
4	D5	D4	rsrv	D4	D5
5	D6	GND	rsrv	GND	D6
6	D7	D8	rsrv	D8	D7
7	GND	D9	rsrv	D9	GND
8	D11	D10	rsrv	D10	D11
9	D12	GND	rsrv	GND	D12
10	D13	D14	rsrv	D14	D13
11	GND	D15	rsrv	D15	GND
12	D16	D16	rsrv	D16	D16
13	D17	GND	rsrv	GND	D17
14	D17	D18	rsrv	D18	D17
15	GND	D18	rsrv	D18	GND
16	D19	D19	rsrv	D19	D19
17	CAV*	GND	rsrv	GND	CAV*
18	DAV*	READY*	rsrv	READY*	DAV*
19	GND	READY*	rsrv	READY*	GND
20	STRB	GND	rsrv	GND	STRB
21	STRB*	ERROR	rsrv	ERROR	STRB*
22	GND	ERROR	rsrv	ERROR	GND)
	Lin	κ1 \		Lin	k 3
23	(GND)	GND	rsrv	GND	(GND)
24	(GND)	(GND)	rsrv	(GND)	(GND)
25	GND	(GND)	rsrv	(GND)	GND
26	CAV*	GND DEADV*	rsrv	GND	CAV*
27	DAV*	READY*	rsrv	READY*	DAV*
28	GND	READY*	rsrv	READY*	GND
29	STRB	GND	rsrv	GND	STRB
30	STRB*	ERROR	rsrv	ERROR	STRB*
31	GND	ERROR	rsrv	ERROR	GND
32	D0	GND	rsrv	GND	D0
33	DI	D2	n/c		
34	GND	D3	n/c		GND
35	D5	D4	n/c		D5
36	D6	GND	(GND)	GND	D6
3/	D/	D8	(GND)		D/
38	GND	D9	(GND)	D9	GND
39	DII D12	DIU	(GND)		DII
40	D12	GND D14	(GND)		D12
41		D14 D15	n/c		CND
42		D15	n/c		
45	D10		n/c		D10
44	D17		n/c		D17
43		D18	n/C		DI/
40	D19	D18	KESE1*	D18	D19
	\	~~ /		\ 51	

TTL-Level Xbert

The TTL Xbert is almost identical to the ECL version except that it has TTL-level signals. Connector pinouts are shown in Fig 14 TTL Xbert Transmitter connectors and Fig 17.

Using the loopback test cable for the TTL Bert

Simlar to the ECL loopback cable, except that the wires to pins 49 and 50 are cut, and you need to jumper wires 41 to 43 on both the transmitter and receiver connectors.

Some of the timing relationships of the signals are also different, since TLL is somewhat slower technology. Timing diagrams will be included in the <u>Interfacing Guide</u> when they are available.





□ ■ □ □ □ □ Falling

J3 allows you to select the on board PLL or Crystal as the system clock source.

Buffer

Note also that the software clock modes allow selection of PLL/XTAL and RISING/FALLING. Selecting XTAL will disable the PLL output. Selecting FALLING will invert the output clock (TCLK) relative to the output register's clock.



Fig 14 TTL Xbert Transmitter connectors

60-Pin connector

			50 D		
D0	31 1	GND	50-P1	n con	nector
D2	32 2	D1			
D4	33 3	D3	D0	1 2	GND
D6	34 4	D5	D2	34	D1
GND	35 5	D7	D4	56	D3
D8	36 6	D9	D6	78	D5
D10	37 7	D11	D8	9 10	D7
D12	38 8	GND	GND	11 12	D9
D14	39 9	D13	D10	13 14	D11
D16	40 10	D15	D12	15 16	D13
D18	41 11	D17	D14	17 18	D15
GND	42 12	D19	D16	19 20	D17
D20	43 13	D21	D18	21 22	GND
D22	44 14	D23	D20	23 24	D19
D24	45 15	D25	D22	25 26	D21
D26	46 16	GND	D24	27 28	D23
D28	47 17	D27	D26	29 30	D25
D30	48 18	D29	GND	31 32	D27
DAV	49 19	D31	D28	33 34	D29
GND	50 20	GND	D30	35 36	D31
TCLK+	51 21	TCLK-	DAV	37 38	GND
GND	52 22	GND	GND	39 40	TCLK+
RDY	53 23	CNT0	RDY	41 42	GND
CNT2	54 24	CNT1	CNT1	43 44	CNT2
GND	55 25	CNT3	STAT1	45 46	STAT2
STAT0	56 26	STAT1	GND	47 48	GND
STAT2	57 27	STAT3	+5V	49 50	+5V
GND	58 28	GND			
+5V	59 29	+5V			
nc	60 30	nc			

Fig 17 TTL Xbert reciever connectors

60-Pin connector

D0	31 1	GND	50-Pi	n con	nector
D2	32 2	D1			
D4	33 3	D3	D0	1 2	GND
D6	34 4	D5	D2	3 4	D1
GND	35 5	D7	D4	56	D3
D8	36 6	D9	D6	78	D5
D10	37 7	D11	D8	9 10	D7
D12	38 8	GND	GND	11 12	D9
D14	39 9	D13	D10	13 14	D11
D16	40 10	D15	D12	15 16	D13
D18	41 11	D17	D14	17 18	D15
GND	42 12	D19	D16	19 20	D17
D20	43 13	D21	D18	21 22	GND
D22	44 14	D23	D20	23 24	D19
D24	45 15	D25	D22	25 26	D21
D26	46 16	GND	D24	27 28	D23
D28	47 17	D27	D26	29 30	D25
D30	48 18	D29	GND	31 32	D27
DAV	49 19	D31	D28	33 34	D29
GND	50 20	GND	D30	35 36	D31
RCLK+	51 21	RCLK-	DAV	37 38	GND
GND	52 22	GND	GND	39 40	RCLK50
RDY	53 23	CNT0	RDY	41 42	GND
CNT 2	54 24	CNT1	STAT1	43 44	STAT2
GND	55 25	CNT 3	CNT1	45 46	CNT2
STAT 0	56 26	STAT1	GND	47 48	GND
STAT 2	57 27	STAT 3	+5V	49 50	+5V
GND	58 28	GND			
+5V	59 29	+5V			
nc	60 30	nc			
Note that	the n	inout of	CNT[3:0] and	1 ST	AT[3:0]
1 1	· · · ·	01 C / C	1' 1		
shown here is different from earlier documents. This is					
the correct pinout as of May, 1998					

Interfacing Guide

There are two ways to interface a new link type to the Xbert. Daughterboard: If the link can use ECL signal levels and has minimal space and power requirements, then it can be attached as an adapter card to the ECL 50-pin Connector. Integrated: If it needs TTL level signals or has very tight timing requirements, then a link interface can be integrated with the Xbert circuitry and placed on a custom PC card.

Daughterboard Adapter

Fig 7 shows the pinouts for the 50-pin ECL connector. All signals are 100K ECL levels. Outputs are terminated with 510 Ohms to VEE. Inputs are terminated with 100 Ohms to -2.5V, except for STB on the Rbert which is a differential signal and is terminated with 100 Ohms across STB+ and STB-.

Transmitter Signals

STB The strobe is a free-running clock that sets the data word rate. It is synchronous to DATA and DAV. Fig 19 shows the relationship between STB, DATA, and DAV for the Tbert.



- DATA The 32 DATA lines are synchronized to the STB via a registered TTL-to-ECL converter. Their timing is such that they should meet a 10ns setup time and 0ns hold time relative to a 16ns STB signal. While a test is starting, the DATA lines contain the contents of pattern word 0 until DAV- is asserted.
- DAV- This indicates that data is valid. It is active low. It has the same timing as DATA. This signal remains high until all of the handshake requirements are met and a run signal is sent to the Tbert. When the first valid data word is sent, DAV- drops low and stays low until an error occurs or the test is stopped.
- READY This signal is an active-high input. It signals when the test link is synchronized and ready to accept data. If this signal goes low after DAV is low, then the transmitter is stopped and the Data_link_error flag (bit 9) is set in the status register.
- GPO[3:0] These are general-purpose software-controlled outputs. They are controlled using the handshake commands. GPO2 is not available on the 50-pin connector.
- GPI[3:0] These are general-purpose input flags. They can be used by the handshake commands. GPI0 and GPI1 are not available on the 50-pin connector.

+5V,-5V These are power supply pins. A daughterboard should not draw more than 4 amps from them. They should not be used with a cable.

Receiver Signals

STB Timing requirements for the STB, DAV, and DATA signals are shown in Fig 18. Also see the discussion on clocking schemes below.



- DATA 32 data inputs. Since these are terminated to -2.5V, any unused inputs should be left floating. Use the MASK command to mask off unused inputs.
- DAV- This active-low signal can be used to qualify the STB signal. It also has an internal latch that allows it to be used as a start-of-test signal (see <u>clocking schemes</u>).
- READY This signals when the test link is synchronized and ready to accept data. If this signal goes low after the test has started, then the receiver is stopped, the current data word and pattern address are latched, and the Data_link_error flag (bit 25) is set in the status register.
- GPO[3:0] General-purpose outputs. GPO1 is not available on the 50-pin connector.
- GPI[3:0] general-purpose inputs. GPI0 and GPI2 are not available on the 50-pin connector.

Clocking Schemes

The Rbert can handle several variations on the clock/data relationship. These variations are controlled by three flags (See the <u>CLOCK</u> command) and the Clock Inversion Jumper (Fig 5). Variations include:

Single Edged:

Data is sampled near the falling edge of the STB. This is typically used for links that re-synchronize data at the receiver. Data can change on the rising STB and has at least $\frac{1}{2}$ clock cycle to settle.

Dual Edged:

Data is sampled 5-10ns after either clock edge. This can be used with parallel links that don't re-synchronize data. The clock is embedded in the pattern and so has the same bandwidth as the data bits and very little skew relative to the data bits. The <u>Clkbit</u> command will set a selected pattern bit to be a dual-edged clock.

Synchronous:

The clock is a constant frequency and does not stop. Valid data is indicated by a low on DAV-. This is typical of serial links.

Asynchronous:

The clock transitions only when valid data is sent or when the link is active. DAV- is not necessary, but it may be used to qualify data.

DAV Hold:

Some links may not have a DAV signal. In this case, a signal is needed to indicate the start of a test. A selected data bit can be used for this purpose by tying it to the DAV- pin. The first transition on the data bit will be latched and used to gate the clock.

Use the <u>Davbit</u> command to embed a DAV signal into a pattern. Note that since the first transition occurs on word 1, the <u>Offset</u> command should be used to make sure the receive pattern is aligned correctly with the received data.



DAV Free:

The DAV- signal is not latched internally and is used to qualify every clock.

Mechanical

To fit in the standard Xbert box, an adapter card should have the dimensions shown in Fig 20.



The connector should be a standard 50-pin .1" female header. (3M part #?????? Fermilab stock #?????)

Integrated Adapter

All of the signals described in the <u>Daughterboard Adapter</u> section are available for use by an integrated adapter. The signals can be TTL or ECL levels. The TTL-level data lines from the Tbert come directly from the pattern RAM chip and have an 8ns clock to output delay.



The TTL circuits of the Tbert and Rbert require +5V. An on board 3.3V converter is used for the memory chip and could supply an extra 500ma of 3.3V to other devices. The -5V supply is not necessary if no ECL circuits are used.

The total size of an integrated adapter should be 3.9 x 9.9 inches in order to fit in the standard Xbert box.

This section contains a map of the hardware and software modules with a brief description of each. Schematics are all in PDF format.

Common Elements

Control Link Protocol

The control link is a 1MHz serial link that connects the Pbert to the Tbert and Rbert. Words are transmitted in 39-bit frame:

Bit	Function
0	Start bit - Active high

- 1-32 Data bits
- 33-36 Register address bits
- 37 Parity bit Forces total frame parity to even.
- 38 Stop bit Active low

The control link is also used to configure the remote FPGAs. A 1 millisecond high break signal causes reset to be asserted and the FPGA is prepared for initialization (Fig 23). Then each configuration data bit is sent as a single 3-bit frame that includes a start bit, a data bit, and a stop bit (Fig 24).



The <u>SERIN.PAL</u> handles the serial stream during configuration. It implements a 1ms RC timer to detect break signals and a 4-bit counter to detect 1us bit cells.

Power Connector

The Tbert and Rbert each have a 4-pin power connector.

Fig 25 Power connector.		
+5V	1	
GND	2	
-5.2V	3	
GND	4	

FPGA files

Fpga files are developed using Workview/Office and Orca Foundry 7.1. Source files are in the Xbert/fpga directory. Routed FPGA files are in the Xbert/fpga/routed directory. Do not make any changes in the routed directory unless you are sure you know what you are doing.

Reading the FPGA schematics

The schematics contain a large number of function generator symbols. A function generator is a single output pin associated with a logic equation. They come it two varieties: combinatorial (UFUNC) and registered (QFUNC). The QFUNC can take attributes to specify register control signals.



Compiling FPGA schematics

If you need to make minor changes to the FPGAs, you can edit and re-compile the FPGA schematics. Editing schematics requires the Workview/Office software to be installed. Compiling schematics requires the ORCA Foundry software to be installed. Each FPGA file has an associated .bat file for compiling, place, and route. The .bat files should be run in a DOS window.

To compile a schematic to an un-routed .ncd file, use the .bat file with the CHECK option. This creates a mapping log file (.mog) which should be checked for error messages and resource usage. Resource usage should be close to that in Table 2. If it's much less, then check the .mrp file for reports of removed logic. To place and route, use the PAR or PARG option. The PARG

Table 2 FPGA resource usage				
	PFUs	TBUFs	External PICs	
TBERT	79	107	68	
RBERT				
PBERT	84	64	49	

option uses the existing part as a guide and works best if minor changes were made to the schematics. If major changes are made, then the PAR option should be used. The router makes several attempts and saves them in a separate folder (T1.dir, R1.dir, or P1.dir). A summary file (*.par) lists the results. The best result should be tested before moving it to the routed folder.

To create a bit file, use the BIT option.

PBERT

Board Level Schematic

The Pbert consists of an ISA connector, an ISA address decode PAL, an FPGA, and several RS-485 drivers for the control link.

ISA Address Decode Pal (Current Checksum = 73AE)

FPGA Schematics:

PBERT	Top level schematic.
<u>SERINH</u>	Serial input port (Control Link).
SEROFIF	Serial output port with FIFO.

TBERT

Board Level Schematic

FPGA Schematics:

<u>TBERT</u>	Top level schematic
CLKSPEED	Clock speed control circuit
<u>SERIN</u>	Serial input port (Control Link).
<u>SEROUT</u>	Serial output port.



RBERT

Board Level Schematic

Clock PAL

FPGA Schematics:		
<u>RBERT</u>	Top level schematic	
<u>RCMP</u>	Comparator Pipeline.	
<u>CMP_REG</u>	Comparator register primitive.	
<u>SERIN</u>	Serial input port (Control Link).	
SEROUT	Serial output port.	



Software

The software was developed using Borland C 5.0. To build a new version, use the makefile, Xbert.mak, or the ide file Xbert.ide. The following source files are needed:

Xbert.c	Main source code.
Box.c	Routines for drawing boxes and menus.
Xbert.h	Include file for register definitions.
<u>Box.h</u>	Box include file.
Bit2brt.c	Source code for fpga bit-file converter

Hardware Register Formats

Pbert registers

The Pbert is essentially a dual serial link controller. Its registers are used to send and receive 36-bit words from the Tbert and Rbert. Each word consists of 32 data bits and 4 address bits which specify the remote Tbert or Rbert register.

The Pbert has eight 16-bit registers starting at the location set by the base address dipswitch.

Writeable Pbert registers

To send a data word requires three writes: two 16-bit halves of the data word and one 4-bit write to set the remote register address and send it out the serial link.

Offset Name Function

- 0 Lconfig Local configuration (reset, parity enable, etc.)
- 2 SendX Set 4-bit register address and send current data to Tbert.
- 4 SendR Send Rbert
- 6 SendXR Send to both
- a DataX Set transmitter data for Tbert 16 bits at a time.
- c DataR Set transmitter data for Rbert 16 bits at a time.
- e DataXR Set transmitter data for Both 16 bits at a time.

Readable Pbert registers

A remote module sends the contents of one of its registers when it receives a read request (remote registers 8-f). That data is saved in the 32-bit Xdata or Rdata register. When there is no request, the remote modules send status and cycle count. These are saved in the Xcycle, Rcycle, Xstatus, and Rstatus registers:

Offset Name Function

- 0 Xcycle Tbert cycle count
- 2 Xstat Tbert Status
- 4,6 Xdata 32-bit Tbert Data
- 8 Rcycle Rbert cycle count
- a Rstat Rbert Status
- c,e Rdata 32-bit Rbert data

Lconfig register bit definitions

	0 0	
Mask	Name	Function
001	Break	Send break signal (Reset remote modules - clear FPGA)
002	Parity	Disable parity - (used to download FPGA)
004	ErClr	Clear Pbert Errors (overrun / parity errors)
008	Reset	Clear Pbert FPGA and prepare to reload
0e0	ChSel	Channel select - Select channels 0-3 or use 4 for loopback
100	SetCh	Set Channel - must be 1 to change the ChSel field.

Status register bit definitions (Xstat, Rstat)

Bits 3:0 are local to the Pbert interface:					
0001	Sempty	No Status received since last read.			
0002	Rempty	No data received since last read.			
0004	Full	Control link output FIFO is full.			
0008	C_err	Control link got an error.			
Bits 15:4 come from the remote module					
00f0	Gpi[3:0]	State of Gpi inputs			
0100	Ready	Link ready			
0200	Lnk_Err	Link Error			
0400	Si_Err	Control Link Error at remote end.			
0800	Cmp_Err	Compare Error			
1000	Run	Run/Idle state			
2000	Dav	Data available is asserted			

8000 Error One of the Error bits is on.

Remote writeable registers

- 1 State Set operating state (Run, Stop, Flags)
- 2 Config Set clock configuration
- 4 Wram Write 32 bits to RAM using internal Addr pointer
- 5 Cram Compare 32 bits to RAM. Set Cmp_Err if different.
- 6 Wram+ Write to RAM and increment Addr
- 7 Cram+ Compare to RAM and increment Addr

Remote readable registers

- 9 Eword Send tha data word that caused a compare error (RBERT only)
- A Addr Send contents of Addr in bits 14:0
- C Rram Read from RAM and send 32-bit data
- E Rram+ Read from RAM and increment Addr

Remote register #1: State register bits

0001	Idle	Set device to Idle
0002	Run	Start test
0010	ErClr	Clear Errors
0020	AdClr	Clear Addr register to 0
0040	CyClr	Clear Cycle counter to 0
0080	GpoSet	Set Gpo outputs
0f00	Gpo[3:0]	State of Gpo outputs
1000	SoHold	Hold Serial link

Remote register #2: Clock configuration register

7f0000Clock speed from 16.0 to 63.5mhz in .5mhz steps.000030Receiver device select - Select one of 4 devices.000004ASYNC000002DAV_HOLD000001TWO_EDGE

Program Flow

The main program loop does three things:

Check for fatal: if some routine has detected a fatal error, it sets the global Fatal flag. Try to re-initialize all of the hardware.

Decode status: update status and statistics display. Log errors.

Accept command: Characters are accepted from the keyboard one at a time without interrupting the main loop. The command is processed when enter is pressed.

Subroutine Descriptions

Hardware access macros:

Xcycle	Return current hardware cycle count
Rcycle	-
Xstat	Return Current hardware status
Rstat	
Xdata	Return Current Data
Rdata	
Lconfig(Dat)	Set local configuration
SendX(Reg,Dat)	Send Data to remote register
SendR(Reg,Dat)	-
SendXR(Reg,Dat)	
WaitX	Wait for serial link FIFO to be un-full
WaitR	
WaitXR	

Subroutines:

void Plog(char *S)	Print to log
Plog1(T,V)	Formatted Plog with 1 variable
Plog2(T,V1,V2)	Formatted with two variables

. .

- void ABox(int X1, int Y1, int X2, int Y2, int Type)
 Draw an ASCII box (Type= single or double)
- void More(char *File) Display a file
- void Set_port(int N)
 Set serial port to 0-3 or local (4)

void NameFlag(int F, char *N) Attach a user-supplied name to a flag

- void Set_ext(char *Name, char *Ext, int Flag)
 Set or force file extension
- void Pattern(char *Type) Make a pattern
- int Parse(char *S) Split line into words
- void Clink_msg(char *T, char M, int S)
 Decode control link errors
- long Valid_Status(char *Txt) Fetch a valid status from the remotes
- int ReadReg(int Reg, int Rx)
 Read a remote register and place in DataX or DataR
 global
- int Sanity_check(int Level)
 Level 0: All 1: Local only
- FILE * OpenFile(char *Name)
 Open bit file
- int Load_bit(void) Reset and load ORCA chips, Do a sanity check. Return 0 if successful. Update Loaded global.

int Load_pat(int Check)
Load or check pattern into remote modules

- (Check=1) => Check only (Check=2) => Load then check (Check=3) => Check then load if necc. void Draw_screen(int Level)
- Draw boxes and fill in configuration data
- int Decode_Status(char *Txt)
 Detect and log errors and bursts. Do handshake steps.
 Update flags and statistics on screen
- int Make_Idle(void) Make remotes idle. Return 0 if success

void Run(void)
void Stop(void)
void Clear(void)

Error Messages

%s <RT>bert Control link error.

When trying to access a remote module, there was a dataoverrun or parity error. This is probably due to a program error, but could be caused by faulty connections.

%s Not Receiving status from <RT>bert.

The remote modules should report their status every 80 microseconds. This error indicates that the remote module has probably failed.

%s <RT>bert Control link error at remote end.

The remote module received a parity error or overrun error. This is probably due to noise, but could be a program error.

There is a fatal control link error.

A permanent control-link problem makes it impossible to communicate with the remote modules. The software will attempt to re-initialize the system.

Invalid register (%d) in ReadReg

Parameter error in ReadReg (Rx=%d)

These two messages indicate a software error. You should find the programmer and smack him in the head.

ReadReg failed

The software issued a read request but never got a response. This indicates a hardware problem.

Couldn't set <TR>bert to idle.

Wrote to the Idle bit, but the status won't change.

Sanity Check Data Error: %s: expect %lx, got %lx

The sanity check first checks that it can send data in local loopback mode, and then tries to write and read the remote memory. If these fail, it indicates a hardware problem.

Local sanity check failed with error status %x

This indicates a problem either the control-link hardware. Since this is mostly in the FPGA, the system should be reinitialized.

Remote Sanity check failed

Sanity check of remote modules failed.

Timeout while loading PBERT bit file. Check Hardware The very first step of initializing the Pbert has failed. This indicates the Pbert is missing or has the wrong base address.

Pattern file is wrong size A pattern file must be exactly 128Kbytes. Unrecognized pattern type [name] The = character is used to indicate standard pattern types, however the name is not recognized. If you want to load a pattern file, don't include the =. Load_pat: No pattern has been specified Load has been requested before a pattern has been set. Check <TR>bert: Adr=%4.4x Got %8.8lx Expect 8.8lx The pattern at the remote node got corrupted. Link error. This was caused by the link being tested. Burst error.... Several link errors in a row. The software will check the pattern in case this was caused by a corrupted pattern. Fatal burst error.... Several more link errors. The software will reset and reload the FPGA files. Attempting to re-initialize If a fatal error occurs, then the system is reset and reinitialized. Program Halt. Press ENTER to continue If too many fatal errors, then stop and wait for user intervention. Invalid clock speed [%s] The clock speed must be 16.0 to 63.5 MHz. Unknown clock configuration [%s] One of the clock configuration words is mis-spelled. Handshake: Flag <xxx> not found A Flag name was mis-spelled or never named. Unrecognized command [%s]

A command was misspelled

Appendix L: Logbook

This is a history of changes and notes on debugging.

Appendix W: Windows issues

The Xbert software can be run in a DOS window under Microsoft Windows 95. There are a couple of features of Win95 that make using the Xbert easier.

Installing under Win95

Win95 monitors I/O space usage and attempts to keep track of all devices and possible conflicts. When installing the Xbert, you can look at the I/O map to find and reserve free I/O space.

To bring up the I/O map, do the following:

Click on the **Start** button and select **Settings** \rightarrow **Control-Panel**. Double-click on **System** and select **Device-Manager**. Double-Click on **Computer** and select the **Input/Output** button. The map displays used I/O locations.

The default Xbert location is 310. If you have already run the Xbert software, the locations might be listed as "In use by unknown device". If the software was previously installed, the locations might be listed as "Reserved by System".

To reserve space:

It's not necessary to reserve space, but doing so will mark that space so that other plug-n-play devices don't try to use it. Bring up the I/O map as described above. Verify that the locations that you want to reserve are available. Click on the **Reserve-Resources** tab and select **Input/Output** then **Add**. Enter the range (e.g. 310 to 31f). Select OK and re-boot when requested. This might also be a good time to install the Pbert board. To do this, do not select re-boot, but exit and then do a normal windows shut-down. Make sure the base address switch setting agrees with the reserved space.

Registering the xbr file type

You can associate the xbr file type with Xbert.exe by simply double-clicking on a xbr file. This brings up the "Open With" dialog box. Select "Other" and brows for Xbert.exe. Doubleclick on Xbert.exe. In the description box, type the words "Xbert script file". Make sure the "Always use this program" box is checked. Finally, click OK to start the script.

You can examine and change the file-type registry by using the **view** \rightarrow **options** \rightarrow file types menu in any explorer window. For more help on this, see the win95 help topic "registering file types".

Appendix S: Sample scripts

NGW-03/06/02

The first script file below is used to test the Bert transmitter to receiver connection using a loopback cable. It will work with either the TTL or ECL Bert. You should have a 40Mhz TTL xtal in the transmitter socket. If you don't have a 40Mhz TTL xtal available, you can use other speeds or declare the clock source as PLL instead of XTAL. You must change the clock parameter in the script file to reflect the new clock speed.

For the TTL bert transmitter / receiver:

- 1. The transmitter's J3 "clock select" jumper must be set for XTAL if using an xtal or to PLL if not using an xtal.
- 2. The receiver's clock select jumpers must be set for "rising edge" and "registered mode". See figure 15 on page 8 of the Xbert manual.

For the ECL Bert transmitter / receiver:

1. The Bert receiver clock inversion jumpers (J4, J3) must be set to "inverted" (jumpers are perpendicular to the bottom of the Bert receiver).

logfile loopback.log // Open Log file

load // load the pattern
run // Start the test

xrmask 3 // Enable both transmitter and receiver chip xbert.xcf rbert.xcf pbert.xcf // Load new FPGA files clock 40 xtal dav_hold async // Set clock parameters **burst 3** // Max number of errors before bert reset **new_flags** // Clear existing flag definitions flag C TRUN // Define RUN flag flag 8 /TREADY // Transmitter ready flag 0 TRESET // Transmitter reset flag 1C RRUN // Receiver RUN flag 18 /RREADY // Receiver ready flag 10 RRESET // Receiver Reset flag 16 /NULL **new handshake** // Define a new handshake sequence handshake RRESET TRESET = handshake = RREADY TREADY mask ffffffff // All 32 bits of data are tested **davbit 0** // DAV bit is at location 0 of the data offset 0 // No offset **pattern =seq** // Set the data pattern to sequential

This next script file is used to test GLINKs. GLINK tests are only performed on ECL Bert boards. GLINK tests should run overnite, with the fiber cable running through the attenuator box. The attenuator box should be set for 6db.

logfile glink.log xrmask 3 chip xbert.xcf rbert.xcf pbert.xcf clock 53 xtal rising one_edge sync dav_free burst 0 new_flags flag c TRUN flag 8 TREADY flag 0/TRESET flag 2 TDIV1 flag 3 TM20 flag 1 FILL FRAME flag 1c RRUN flag 18 RREADY flag 10 /RRESET flag 12 RDIV1 flag 13 RM20 flag 15 SYNCED flag 16 /NULL new handshake handshake /TDIV1 /RDIV1 TM20 RM20 = handshake TRESET RRESET /FILL FRAME = handshake /TRESET = handshake /RRESET = TREADY handshake FILL_FRAME = SYNCED handshake = RREADY handshake /NULL mask fffff pattern =random load run