1 2 3 4 5 6 7 8	IN THE UNITED STAT	ΓΕς Νιςτρίατ αού βτ
9		STRICT OF CALIFORNIA
10	SAN JOSE	DIVISION
11 12	UVNIX SEMICONDUCTOR INC. UVNIX	No. CV-00-20905 RMW
12	HYNIX SEMICONDUCTOR INC., HYNIX SEMICONDUCTOR AMERICA INC., HYNIX SEMICONDUCTOR U.K. LTD., and	ORDER DENYING RAMBUS'S MOTION
13	HYNIX SEMICONDUCTOR DEUTSCHLAND GmbH,	FOR SUMMARY JUDGMENT OF INFRINGEMENT RELATING TO "DELAY
15	Plaintiffs,	LOCKED LOOP"
16	V.	[Re Docket No. 1020]
17	RAMBUS INC.,	
18	Defendant.	
19		
20	Rambus seeks summary judgment that the	Double Data Rate Synchronous Dynamic Random
21	Access Memory ("DDR SDRAM") devices of Hyr	nix ¹ infringe claim 33 of U.S. Patent No.
22	6,034,918 ("the '918 patent"), claim 38 of U.S. Pat	ent No. 6,324,120 ("the '120 patent"), claim 40 of
23	U.S. Patent No. 6,426,916 ("the '916 patent"), and	claim 34 of U.S. Patent No. 5,915,105 ("the '105
24	patent") (collectively "claims-at-issue"). The cour	t has read the moving and responding papers and
25	considered the arguments of counsel. For the rease	ons set forth below, the court DENIES summary
26	adjudication that Hynix's accused devices contain	elements covered by the "delay locked loop"
27	l Humin designated and duct HV5DH	
28	¹ Hynix designated product HY5DU2822T as a representative DDR SDRAM product accused by Rambus of infringement.	
	ORDER DENYING RAMBUS'S MOTION FOR SUMMARY JUDO LOOP" C-00-20905 RMW	GMENT OF INFRINGEMENT RELATING TO "DELAY LOCKED

limitation. Rambus's assertion that the accused devices meet the agreed-upon construction of "delay
 locked loop" is subject to a material issue of fact and, therefore, summary judgment of infringement
 on claim 33 of U.S. Patent No. 6,034,918, claim 38 of U.S. Patent No. 6,324,120, claim 40 of U.S.
 Patent No. 6,426,916, and claim 34 of U.S. Patent No. 5,915,105 is DENIED.

5

26

27

28

I. BACKGROUND

6 On January 19, 2005, the court issued its Clarified and Corrected Order on Rambus's Motion 7 for Summary Judgment of Infringement, ruling that Hynix's accused devices infringed several of 8 Rambus's patents, including the claims-at-issue. Hynix failed to argue in response to Rambus's 9 motion that its accused products did not meet the "delay locked loop" limitation. On January 24, 10 2005, Hynix moved for relief from the court's ruling. On February 11, 2005, prior to the court ruling 11 on its motion for relief, Hynix moved for summary judgment that Rambus's patents are invalid for 12 failure to meet the written description requirement with respect to the "delay locked loop" limitation. 13 The court has denied Hynix's motion. See Order Denying Hynix's Motion for Summ. J. of Invalidity 14 of Patent Claims Including "Delay Locked Loop."

The court granted Hynix's motion for relief on March 4, 2005 but permitted Rambus to move
for summary judgment on claims including the "delay locked loop" limitation. Accordingly, on
April 1, 2005, Rambus filed the present motion seeking summary judgment of infringement of
claims including the "delay locked loop" limitation.

Rambus asserts that Hynix's DDR SDRAM devices infringe the '918, '120, '916 and '105
patents. The patents-at-issue in this motion descend from an original patent application filed on
April 18, 1990 and contain essentially identical written descriptions. The issue raised in this motion
is whether Hynix's accused DDR SDRAM products contain elements covered by the limitation
"delay locked loop."

The parties have stipulated to the construction of the limitation here at issue. The parties'
agreed construction of "delay locked loop" is:

circuitry on the device, including a variable delay line, that uses feedback to adjust the amount of delay of the variable delay line and to generate a signal having a controlled timing relationship relative to another signal.

ORDER DENYING RAMBUS'S MOTION FOR SUMMARY JUDGMENT OF INFRINGEMENT RELATING TO "DELAY LOCKED LOOP" C-00-20905 RMW 2

1 Joint Claim Construction and Prop. at 3. Rambus's motion relies heavily upon apparent conflict 2 between Hynix's invalidity contentions regarding the lack of written description for a "delay locked 3 loop" in the patent specification and its non-infringement position with regard to the same limitation. 4 **II. ANALYSIS** 5 Each of the claims-at-issue are dependent claims reciting the term "delay locked loop" as an 6 additional limitation to the corresponding independent claims in the '918 patent (claim 18), '120 patent 7 (claim 26), '916 patent (claim 26), and '105 patent (claim 36). Claim 38 of the '120 patent is exemplary 8 of the use of "delay locked loop" in the asserted claims: 9 38. The memory device of claim 26 further including **delay locked** loop circuitry coupled to the clock receiver circuitry to generate an internal clock signal, wherein the plurality of output drivers 10 output data in response to the internal clock signal. 11 '120 patent, claim 38. 12 Hynix's Use of "DLL" A. 13 A "delay locked loop" is typically represented by the acronym "DLL." Murphy Decl. Supp. 14 Infringement ¶ 6. It is undisputed that schematics and datasheets for HY5DU2822T, the representative 15 Hynix DDR SDRAM product, label certain elements with the acronym "DLL." See, e.g., Taylor Decl. 16 Supp. Hynix's Mot. Relief ("Taylor Decl. Supp. Mot. Relief "), Ex. 5 ("Hynix DDR SDRAM 17 Datasheet") at 7-9 (block diagram including block labelled "DLL Block" with a "CLK_DLL" output); 18 id. at 3 (listing an "On chip DLL" as a feature of the HY5DU2822T); Murphy Decl. Supp. Infringement, 19 Ex. B ("schematics") (HR905_146223 schematic labelled "DLL"). 20 Rambus asserts that the depictions of elements labelled "DLL" indicate the presence of a delay 21 locked loop as agreed upon by the parties in Hynix's DDR SDRAM devices, especially when taken in 22 conjunction with arguments made in Hynix's motion for summary judgment of invalidity for claims 23 including "delay locked loop." In its motion for summary judgment of invalidity, Hynix asserted that 24 the Rambus claims, as issued, "include[] any form of delay locked loop circuitry." Hynix's Mot. Summ. 25 J. Invalidity Re: Delay Locked Loop at 10. Hynix relied upon testimony by its expert, David Taylor, 26 that it is "known to one of skill in the art" that "a delay-locked loop ("DLL") is a special type of phase 27 locked loop ("PLL") which uses a variable delay line." Taylor Expert Report Re: Invalidity, Noh Decl. 28 ORDER DENYING RAMBUS'S MOTION FOR SUMMARY JUDGMENT OF INFRINGEMENT RELATING TO "DELAY LOCKED LOOP"

C-00-20905 RMW

3

Supp. Rambus's Mot. Summ. J. Infringement Delay Locked Loop, Ex. B ¶ 72. Rambus thus contends Hynix has conceded that the "DLL" element depicted in the datasheets and schematics for the accused devices is a "delay locked loop" utilizing a "variable delay line." Rambus asserts that a "delay locked loop" is necessarily present in Hynix's DDR SDRAM products because (1) Hynix's datasheets confirm the existence of a "DLL," (2) Hynix has admitted that Rambus's claims-at-issue include "any form of delay locked loop circuitry," and (3) Hynix has established that all delay locked loops use a variable delay line.

8 Hynix, on the other hand, contends that Rambus's reliance on the use of the "DLL" acronym or 9 label in its product materials cannot be the basis for summary judgment of infringement. Pursuant to 10 the agreed-upon construction, Rambus must demonstrate that there is no remaining issue of material fact 11 that the Hynix "DLL" includes a variable delay line in order for it to meet the "delay locked loop" 12 limitation. The "admissions" Rambus cites, according to Hynix, are taken out of context and cannot be used to dispel remaining jury issues as to whether the "DLL" depicted includes a variable delay line. 13 14 Although Rambus notes that Hynix's own expert utilizes the acronym "DLL" to describe how one of 15 skill in the art would understand a "delay locked loop," Taylor Decl. Re: Invalidity ¶ 72, Hynix clarifies 16 that Taylor's statement was not made in the context of the elements in the accused DDR SDRAM 17 devices labelled "DLL." Hynix contends that, taken in the appropriate context, the use of "DLL" as an 18 acronym to describe the generic concept of a delay locked loop does not serve as an admission that the 19 "DLL" elements depicted in its datasheets and schematics represent delay locked loop circuitry pursuant 20 to the agreed-upon claim construction.

21 The court agrees that Rambus may not merely rely upon the presence of elements labelled 22 "DLL" in Hynix's schematics and datasheets or Taylor's use of the acronym "DLL" to describe the 23 general understanding of "delay locked loop" to one of skill in the art. Even when considered in 24 conjunction with the arguments and expert testimony presented by Hynix in its motion for summary 25 judgment of invalidity, Hynix's use of the "DLL" acronym does not sufficiently establish that the 26 element so labelled meets the agreed-upon limitation. The parties' agreed construction requires that, to 27 be a "delay locked loop" under the patent, the circuitry must include a variable delay line. Rambus's 28 argument is: Hynix products include an element identified as "DLL"; "DLL" is an acronym for "delay ORDER DENYING RAMBUS'S MOTION FOR SUMMARY JUDGMENT OF INFRINGEMENT RELATING TO "DELAY LOCKED LOOP" 4 C-00-20905 RMW

locked loop"; all delay locked loops have a variable delay line; therefore, Hynix elements labelled
 "DLL" have a variable delay line. Rambus's argument permits the court to find the "delay locked loop"
 limitation met without requiring a showing that the element labelled "DLL" in Hynix's product
 datasheets and schematics includes a "variable delay line." Rambus cannot assume a "variable delay
 line" exists in the Hynix element labelled "DLL."

6

B. Selectable delay network

7 The parties do not dispute that the element labelled as a "DLL" in the accused product's 8 schematics is coupled to clock receiver circuitry. Nor do they appear to dispute that the "DLL" element 9 operates to introduce a delay between the input and output signals, as required by the agreed 10 construction. Hynix argues, however, that its "DLL" circuitry does not include a "variable delay line" 11 and thus is not a "delay locked loop" pursuant to the agreed construction. It contends that its "DLL" element utilizes a "selectable delay network," making it distinguishable from a "variable delay line." 12 13 Taylor Non-Infringement Expert Report ¶ 66. Rambus, on the other hand, asserts that the Hynix 14 schematics demonstrate the presence of a "variable delay line" and that Hynix's argument is mere 15 wordplay, substituting "selectable" for "variable" and "network" for "line."

16

C-00-20905 RMW

1. Meaning of "variable delay line"

17 Hynix's expert contends that "variable delay line" is a term of art. He opines that one of skill 18 in the art would recognize the term "variable delay line" to mean "a specific type of circuit which has 19 a single, fixed input and a single, fixed output and uses voltage control to vary the amount of total delay 20 across a fixed number of variable delay elements on a line between input and output." Taylor Decl. 21 Opp. Infringement ¶ 9. In his expert report addressing infringement issues, Taylor cites to U.S. Patent 22 No. 4,922,141 and UK Patent App. No. 2,197,553-A (the "Lofgren reference") and two articles by and 23 U.S. Patent No. 5,101,117 issued to Mark Johnson (the "Johnson references") as exemplars of the term 24 "variable delay line" as would be recognized by one of skill in the art. Taylor Decl. Opp. Infringement, 25 Ex. A ("Taylor Report Re: Non-Infringement") ¶¶ 63-70; Taylor Decl. Supp. Mot. Relief ¶¶ 35, 36. All 26 references cited in Taylor's report and declarations require voltage control to vary the delay serially 27 across the delay stages in order to create a delay between input and output signals. However, these 28 references do not otherwise explain whether one of skill in the art would understand that either voltage ORDER DENYING RAMBUS'S MOTION FOR SUMMARY JUDGMENT OF INFRINGEMENT RELATING TO "DELAY LOCKED LOOP"

control or a fixed number of delay elements between input and output are required for a "variable delay 1 2 line."

3 Rambus objects to Taylor's definition of "variable delay line" as an attempt to introduce a 4 construction of "variable delay line" that has not been agreed to by the parties or adopted by the court. 5 Nevertheless, Rambus offers an alternate explanation of "variable delay line" based upon Taylor's 6 declarations and reports regarding the delay locked loop limitation. First, Rambus contends that a 7 "delay line" is merely a delay circuit for providing an output signal which is delayed by a precise 8 amount with respect to an input signal. In support, it relies on Taylor's citation of the Lofgren reference, 9 as "relating to a delay circuit for providing an output signal which is delayed by a precise amount with 10 respect to an input signal. Such circuits are typically referred to as 'delay lines' and have many 11 applications." Taylor Report Re: Invalidity ¶74 (quoting U.S. Patent No. 4,922,141, col. 1, lns. 14-18). Next, Rambus asserts that the term "variable" preceding "delay line" merely means that the delay value 12 can be changed, citing a dictionary definition listing "vary" as a synonym of "change." WEBSTER'S II 13 NEW COLLEGE DICTIONARY, "change" at 186 (2001). 14

15

C-00-20905 RMW

2. Presence of a "variable delay line"

16 Hynix contends that there is an issue of fact as to whether a variable delay line is present in the 17 elements labelled "DLL" in the Hynix accused devices. Rambus counters that all issues of material fact 18 are undisputed and summary judgment is appropriate because no reasonable jury could find that Hynix's 19 devices lack a "variable delay line" and accordingly meet the "delay locked loop" limitation.

20 In support of its argument, Hynix notes that the experts arrive at conflicting conclusions as to 21 whether a variable delay line is present in Hynix's inventions. Both analyze the dll_dly_mon cell in the 22 schematics. Taylor concludes that this schematic does not disclose the presence of a variable delay line; 23 Murphy concludes that a variable delay line is present. See Taylor Report Re: Non-infringement ¶ 69, 24 Murphy Decl. Supp. Infringement ¶ 9 (analyzing Schematic HR905_146307, Murphy Decl., Ex. 2, 25 (HR905_146307, HR905_146309).

26 Taylor characterizes the circuitry as utilizing a number of delay stages each having a fixed delay 27 value. The total delay on the path is determined by selecting which delay stage is enabled; it does not 28 rely upon variable voltage control. Thus, the Hynix circuitry applies an input signal in parallel to ORDER DENYING RAMBUS'S MOTION FOR SUMMARY JUDGMENT OF INFRINGEMENT RELATING TO "DELAY LOCKED LOOP"

6

several delay stages each with a fixed value rather than applying a single input which is varied across
 the number of variable delay stages each represented on the path. Taylor Decl. Supp. Mot. Relief ¶¶
 29-38.

Rambus's expert, Robert Murphy, contends that it does not matter whether the delay stages have
a fixed value and are selectively applied. The result of applying one of the parallel delay stages is a
delay between the input and output, as is required for a delay line. Hynix's devices, then introduce a
delay along a path. He contends that the fact that the delay state is "selectable" means that the delay
between the input and output "variable" by the amount designated by the selected stage. Thus, the
"dll_dly_mon" is a variable delay line for purposes of the "delay locked loop" limitation.

10

17

22

3. Remaining questions of fact

Although Rambus's alternative explanation of "variable delay line" is based entirely upon Taylor's expert reports and declarations, there appears to be a question of fact as to whether one of skill in the art would understand a "variable delay line" to require the variation in the delay line to be voltagedriven and as to whether the application of parallel inputs onto the delay path meets the "delay line" limitation. As the evidence must be viewed in the light most favorable to Hynix, there remains a question of fact as to whether a variable delay line is present in Hynix's accused DDR SDRAM devices.

III. ORDER

In conclusion, the court DENIES summary adjudication that Hynix's accused devices contain
elements covered by the "delay locked loop" limitation. Therefore, summary judgment of infringement
on claim 33 of U.S. Patent No. 6,034,918, claim 38 of U.S. Patent No. 6,324,120, claim 40 of U.S.
Patent No. 6,426,916, and claim 34 of U.S. Patent No. 5,915,105 is DENIED.

23	DATED: 2/23/06 /s/ Ronald M. Whyte
24	RONALD M. WHYTE United States District Judge
25	
26	
27	
28	
	ORDER DENYING RAMBUS'S MOTION FOR SUMMARY JUDGMENT OF INFRINGEMENT RELATING TO "DELAY LOCKED LOOP" C-00-20905 RMW 7

1	THIS SHALL CERTIFY THAT A COPY OF THIS ORDER WAS PROVIDED TO:
2	Counsel for plaintiff: Daniel J. Furniss
3	Theodore G. Brown, III Jordan Trent Jones
4	Townsend & Townsend & Crew LLP 379 Lytton Ave
5	Palo Alto, CA 94301
6	Patrick Lynch Kenneth R. O'Rourke
7	O'Melveny & Myers 400 So Hope St Ste 1060
8	Los Angeles, CA 90071-2899
9	Kenneth L. Nissly Susan van Keulen
10	Geoffrey H. Yost Thelen Reid & Priest LLP
11	225 West Santa Clara Street, 12th Floor
12	San Jose, CA 95113-1723
13	Counsel for defendant: Gregory Stone
14	Kelly M. Klaus Catherine Augustson
15	Munger Tolles & Olson 355 So Grand Ave Ste 3500
16	Los Angeles, CA 90071-1560
17	Peter A. Detre Carolyn Hoecker Luedtke
18	Munger Tolles & Olson 560 Mission Street
19	
20	Peter I Ostroff
21	Rollin A. Ransom Michelle B. Goodman
22	V. Bryan Medlock, Jr. Sidley Austin Brown & Wood
23	555 West Fifth Street, Suite 4000 Los Angeles, CA 90013-1010
24	Jeannine Yoo Sano
25	Pierre J. Hubert Dewey Ballantine
26	1950 University Avenue, Suite 500 East Palo Alto, CA 94303
27	Date: 2/23/06 DOH
28	Chambers of Judge Whyte
	ORDER DENYING RAMBUS'S MOTION FOR SUMMARY JUDGMENT OF INFRINGEMENT RELATING TO "DELAY LOCKED
	LOOP" C-00-20905 RMW 8