|
|
 |
 |
Collection >
Author >
NASA Center >
Publication Year >
>
Subject >
>
Availability Options >
>
Item/Media Type >
|
|
| Note: Start a new navigation search by selecting a link above |
|
|
|
 |
|
|
|
|
|
| |
Previous Record |
|
|
|
| |
|
| Title: |
Tracking performance and cycle slipping in the all-digital symbol synchronizer loop of the block 5 receiver
|
| Author(s): |
Aung, M.
|
| Abstract: |
Computer simulated noise performance of the symbol synchronizer loop (SSL) in the Block 5 receiver is compared with the theoretical noise performance. Good agreement is seen at the higher loop SNR's (SNR(sub L)'s), with gradual degradation as the SNR(sub L) is decreased. For the different cases simulated, cycle slipping is observed (within the simulation time of 10(exp 4) seconds) at SNR(sub L)'s below different thresholds, ranging from 6 to 8.5 dB, comparable to that of a classical phase-locked loop. An important point, however, is that to achieve the desired loop SNR above the seemingly low threshold to avoid cycle slipping, a large data-to-loop-noise power ratio, P(sub D)/(N(sub 0)B(sub L)), is necessary (at least 13 dB larger than the desired SNR(sub L) in the optimum case and larger otherwise). This is due to the large squaring loss (greater than or equal to 13 dB) inherent in the SSL. For the special case of symbol rates approximately equaling the loop update rate, a more accurate equivalent model accounting for an extra loop update period delay (characteristic of the SSL phase detector design) is derived. This model results in a more accurate estimation of the noise-equivalent bandwidth of the loop.
|
| NASA Center: |
Jet Propulsion Laboratory
|
| Publication Date: |
Nov 15, 1992
|
| Document Source: |
CASI |
| Online Source: |
|
| Document ID: |
19930009724
|
| Accession ID: |
93N18913
|
| Publication Information: |
The Telecommunications and Data Acquisition, p 179-191, Number of Pages = 13 |
| Contract-Grant-Task Number: |
RTOP 310-30-50-10-01 |
| Price Code: |
A03 |
| Keywords: |
DEGRADATION; DIGITAL SYSTEMS; FREQUENCY SYNCHRONIZATION; PHASE DETECTORS; PHASE LOCKED SYSTEMS; SIGNAL TO NOISE RATIOS; SYMBOLS; SYNCHRONIZERS; BANDWIDTH; COMPUTERIZED SIMULATION; LOSSES; QUADRATURE PHASE SHIFT KEYING; RECEIVERS;
|
| Notes: |
In its The Telecommunications and Data Acquisition p 179-191 (SEE N93-18897 06-32) |
| Accessibility: |
Unclassified; No Copyright; Unlimited; Publicly available; |
| Updated/Added to NTRS: |
2008-06-01 |
|
|
|
