The D0 Silicon Microstrip Tracker



Overview

- Design of the D0 Silicon Microstrip Tracker
- Detector status
- Performance tracking / vertexing
- Radiation
- Layer 0



19 Countries 77 Institutions ~ 650 Collaboators ~100 postdocs ~140 grad. students





Silicon Tracker Design

- six 12cm long barrels (four detector layers) with interspersed disks (F-disks) for forward tracking
- External large area disks (H-disks) for forward tracking (2< $|\eta|$ < 3),
- 3D track reconstruction capabilities
- Good acceptance for high p_T tracks









Assembly: 1/2-cylinder





12 F-Discs



- 144 wedges
- 2.6 cm < r < 10 cm
- 50 μm (p-side)
 62.5 μm (n-side) pitch
- Double sided wedges with ±15^o (30^o effective stereo)
- Variable strip length





4 H-Discs

- 9.6 cm < r < 23.6 cm
- 192 Wedges
- Single sided, glued back-to-back with ±7.5^o (15^o effective stereo)
- 40 μm (p-side) strip pitch
 80 μm readout pitch
- Variable strip length







- Kapton based flex circuit with SVX IIe
- Laminated to beryllium substrate, and glued on silicon sensor
- Connected to low mass cable which carries signal out to the interaction region

11



% Disabled HDIs



Status

Total 912 HDIs

- 16% HDIs are NOT read out
- 8% problem in non accessible part
 - readout problems (preventing read out completely)
 - 'no download' = problem configuring SVXII
 - Low voltage trips
 - HV problem
 - Clock lines
- ~10% unstable

In $\frac{1}{2}$ of these we found shorts/open lines at the low-mass cables





Problematic HDIs...







F-disk Noise

Noise 15% of the Micron r/o channels • 80 Looks like micro-discharge • 70 **60** This appeared only after a several months ٠ 50 operation 40 30 Does not depend on bias scheme or ٠ 20 temperature 10 Charge-up effect, too • 200 400 600 800 1000 Channel # μA SMT HVC 33/ SMT_HVC_713N/CURF SMT_HVC_335N/CURR 300 SMT HVC 336P/CURR MT HVC 337N/CURR 20 SMT_HVC_340P/CURR SMT HVC 341N/CURR 200 10 Beam Beam Beam Beam 100 off off on on \mathbf{O} 04:00:00 08:00:00 18:00:00 18:00.00 Mar 02, 04 (Hours x 5) 18:00:00 Mar 02: 04 04:00:00 Mar 03: 04 08:00:00 Mar 02, 04 Mar 03, 04 Eurysis sensors Micron sensors M.Weber, Vertex 2004 17















Vertexing











Tevatron Prospects



Major improvement will come from increasing the antiproton current: Recycler Ring, with electron cooling



Depletion Voltage Measurement





A new Layer 0

(Full replacement of the current silicon detector was cancelled last year)







Layer 0 design

- Fits inside present silicon layers at r~1.6cm (only 6.8mm gap !)
- Layer 0 has 6-fold symmetry
- 4 sensors /z half (2x7cm, 2x12cm)

0.81

L0

design

1.65

0.70

- 71µm readout pitch (inner) and 81µm (outer)
- 98.4% \$\phi\$ acceptance
- 48 hybrids
- SVX4 chip

Inside of the current

detector

M.Weber, Vertex 2004

15.34

15.34

1.00

16.06

15.24 (Be beam pipe flange)

R 14.73 (Be beam pipe OD)





Layer 0 Grounding



- Implements new grounding approach : laminated ground mesh covering all CF surface
- Excellent noise performance without Faraday cage (no pickup noise)



Noise of L0



•1 M IP \cong 22000e \rightarrow S/N \sim 12



Conclusions

- D0 SMT operational since more than 2¹/₂ years
- Good tracking (|η|<3; σ=16µm) and vertexing (b-tagging; B lifetime)
- 85% active channels
- Expect the inner layer to succumb radiation after 3.5fb⁻¹ to 5 fb⁻¹ (design is 8fb⁻¹ by 2009)
- New Layer 0 being built (installed 2005)