

# Non-destructive USJ characterization using Carrier Illumination<sup>™</sup> measurements

Peter Borden

Boxer Cross Inc. 978 Hamilton Court Menlo Park, CA 94025 650/470-0330 pborden@boxercross.com www.boxercross.com

## Outline

Description of measurement

- Motivation
- Method

Results on full NMOS and PMOS process flows

- NMOS on blanket and patterned wafers
- PMOS dose matrix
- Extension to PAI implant amorphous layer depth measurement

Gage capability (reproducibility, stability, system matching)



### Acknowledgements

The Doping Group at International Sematech, under the direction of Dr. Larry Larson, including Dr. Billy Covington, Dr. David Sing, Clarence Ferguson, Dr. Bob Murto and Billy Nguyen

Dr. Alain Diebold and Elizabeth Judge of the Metrology Group at International Sematech

Drs. Jon Kluth and Bob Ogle of AMD SDC

Dr. Wilfried Vander Voorst, IMEC

The Development and Applications Groups at Boxer Cross Inc

# Source/Drain layers test limits of doping technology



USJ processes will be limited to a very narrow process window for depth, active dose, and uniformity

### Metrology gap for activated shallow junctions



Carrier Illumination (CI) measurement shortens control loop to tighten process control



### Characterize Source/Drain processes in the fab



- 2 μm spot size, nondestructive measurement for use on product
- Short measurement time allows high throughput, uniformity mapping

Aim: In-line characterization and control of USJ processes



# Carrier Illumination<sup>™</sup> method adding contrast to see the invisible



Quasi-static measurement obtains high signal-to-noise ratio



### Simulation shows excess carriers build-up at junction



Steep rise in excess carrier concentration at junction edge.

Reflection signal comes mainly from this region, where gradient is largest.

### Non-contact measurement system



- Red laser induces excess carriers
- IR laser is used to measure wafer reflectance
- DC carrier distribution deduced from reflectance signal
- Patents issued and pending



### Measurement matches theory: As implants



Following theory, data fits cosine using 980 nm laser wavelength

### Measurement matches theory: B doped CVD Si layers



CVD layers form well defined, box-like junctions of known depth. Signal follows cosine fit predicted by theory to <20 nm.



### Characterization experiments

- As Source/Drain optimization, energy matrix
- As LDD optimization, retained dose matrix (180 nm NMOS)
- As Source/Drain DOE: energy, dose, anneal time, temp (patterns)
- B LDD optimization, implanted dose matrix
- Ge and Si PAI layers
- Gage study

# As S/D implants vs. energy with and without p-well

Depth trends as expected with energy, correlates to SIMS DOE trends correlate to probing of test structures P-well appears to have minimal effect Found four mis-implanted wafers

- High CI signal indicates bad implant, not missed RTA
- Confirmed with re-anneal + 4-point probe and SIMS





### Junction depth trends with SIMS



CI measurement trends with SIMS over full range of energies

### As LDD: Correlation to drive current (0.18 µm NMOS)



NMOS extension depth measured in SIMS test structures after RTA



# NMOS Design of Experiment (DOE) matrix

S/D DOE evaluates CI measurement sensitivity to implant energy, dose, anneal time and temperature

	+	center	-
Dose (/cm^2)	3.60E+15	3.00E+15	2.40E+15
Energy (keV)	47	42	37
Temperature (C)	1025	1000	975
Time (sec)	10	6	2



### NMOS patterned wafer DOE result: correlation to energy



Source: Sematech



### B<sup>11</sup> LDD implants vs. dose

Depth trends with dose Correlation to SRP, SIMS, 4PP Noise limited resolution better than 2Å N-well has minimal effect





### Post-anneal signal correlates to LDD dose



#### BOXER CROSS Correlation to 4PP map, SIMS, SRP

BX-10 (49 sites)



SIMS, SRP confirm top-to-bottom Xj trend



Source: Sematech

### CI correlation to SRP measurements



- Offset due to use of p/p algorithm
- The three outlier SRPs trend opposite process (x<sub>i</sub> drops with increasing dose)

# Pre-amorphization implant (PAI) depth measurement



# Good reproducibility and stability

• Wafer mean junction depth variation (1 $\sigma$ ) for 9 sites, 30 runs, including load/unload:

24 June: 0.63% 28 June: 0.83%

Graph shows measurements taken on reference sample over the four months following installation



### Matching of field systems



Measurements at 5 sites on same wafer, taken on field systems S1 and S3



### Conclusions

CI measurement characterizes critical sub-180 nm S/D processes (S/D, Extension, PAI)

- Provides non-destructive high resolution measurement on product
- Provides fast turn-around, suitable for in-line use or uniformity measurement
- Gage capability sufficient for in-line SPC

CI method enables tighter control required for current and future Source/Drain processes.

Acknowledgement: International Sematech, AMD, IMEC