



Systems and Technology Group

CAC 2007 Panel Position: Accelerators In Cluster Communication

Greg Pfister
Distinguished Engineer
IBM Systems and Technology Group
Austin, TX




Any relationship between the opinions expressed here and any official position of the IBM Corporation...

f or of anyone else in the IBM Corporation

...is purely coincidental.

And all copyrighted words are the property of their respective owners.



Random gratuitous clipart

The Questions, and Some of My Answers

Will full or partial offload be the norm for Ethernet?	Partial
Will any collective functions <i>typically</i> be offloaded to the NIC in the near future?	No
What about collective support in switches <i>{typically}</i> ?	Heck no
Should NICs assist in "read-modify-write" capability to support remote updates?	No, but.
<i>Required</i>	
What communication functions should always be offloaded to accelerators?	later
Which should never be offloaded to accelerators?	later
Are there cases for which it makes sense to offload to another core rather than to an accelerator? (For SMT cores, I suppose one might also consider offloading to other threads of the same core?)	later, but of course.

Sample of Industry Acceleration Activity

XML, Java	XML Processing	Actional, Cisco, Conformative, DataPower, Reactivity, Sarvega, Tarari
	Java Virtual Machine	Azul
Networks: Storage, Cluster, LAN	TCP/IP + Ethernet	Adaptec, Allied Telesyn, Amasso, Brocade, Chelsio, Cisco(Topspin), Citrix, Crescendo Networks, Enigma Semiconductor, Infrant, NetEffect, NextIO, Nortel, Precision I/O, Silverback, Sensory Networks, Tehuti, Toplayer, Voltaire
	InfiniBand	Cisco (Topspin), Mellanox, SilverStorm, Voltaire
Application Acceleration		Cisco(AON), Citrix, F5 Networks, Juniper Networks(Redline), Radware
Security, Privacy, Rights Management	Trusted Environment	STMicroelectronics, Intel, Infineon
	Cryptographic Functions	Actional, Allied Telesyn, Broadcom, Check Point, 3Com, Cipheroptics, Cisco, DataPower, Enterasys, Forum Systems, HP, Intel, Kasten Chase, Lucent, nCipher, Nokia, Nortel, F5 Networks, Radware, Reactivity, Sonicwall, Sun, Tarai, Vormetric
Real-time Analytics	Data Warehouse Based	Cogent Systems, DATAlegro, Netezza
	Data Stream Based	Tarari
Collaboration & Information Mgmt	Audio, video, data, IM Fusion	ClearSpeed, Tarari
	Media Distribution	Tarari, SeaChange
	Enterprise Search	Netapp, Google, Search Cacher, Thunderstone
High Performance Computing	Floating Point & Integer Comp	ClearSpeed, Cray, Mitronics, SRC, Tarari, TimeLogic
	Messaging	Cisco (Topspin), Mellanox, Myricom, Quadrics, QLogic, Voltaire, ...
	Reconfigurable Systems & SW	Cray, SRC, Nallatech, Tarari, Cadence, Mitrion, Koan, Synopsys, Celoxica, Impulse, Starbridge, SGI
Intelligent Storage Network	Storage Virtualization	Acopia, Brocade, EMC, HP, Hitachi, Index Engines, IBM, NeoPath, Sun, Troika,
	Storage Services	
Accelerator Technology	System-on-Chip	Arteris S.A., Bay Microsystems, Broadcom, Cavium, Freescale Semiconductor, Infineon, LSI Logic, Rapport (Kilocore), Raza Microelectronics, STMicroelectronics, Teja, Tensilica
	ASIC	Advanced Architectures, Britestream, Cavium, Critical Blue, Elixent, Forte, Freescale Semiconductor (Seaway Networks), IP Fabrics, LSI Logic, Mellanox, nCipher, Propulsion Networks, STMicroelectronics, Xelerated
	FPGAs	Xilinx, Altera, Lattice, Acte


Sample of Industry Acceleration Activity

XML, Java	XML Processing	Actional, Cisco, Conformative, DataPower, Reactivity, Sarvega, Tarari
Networks: Storage, Cluster, LAN	Java Virtual Machine	Azul
Application Acceleration	TCP/IP + Ethernet	Altera, Brocade, Chelsio, Cisco(Topspin), Citrix, Crescendo Networks, Enigma Semiconductor, Infrant, NetEffect, NextIO, Nortel, Precision IO, Silverback, Sensory Networks, Tehuti, Toplayer, Voltaire
Security, Privacy, Rights Management		SilverStorm, Voltaire
Real-time Analytics		Altera, Brocade, Chelsio, Cisco, F5 Networks, Juniper Networks(Redline), Radware
Collaboration & Information Mgmt		Altera, Brocade, Chelsio, Cisco, F5 Networks, Juniper Networks(Redline), Radware
High Performance Computing		Altera, Brocade, Chelsio, Cisco, F5 Networks, Juniper Networks(Redline), Radware
Intelligent Network		Altera, Brocade, Chelsio, Cisco, F5 Networks, Juniper Networks(Redline), Radware
Accelerator Technology		Altera, Brocade, Chelsio, Cisco, F5 Networks, Juniper Networks(Redline), Radware
	FPGAs	Xilinx, Altera, Lattice, Actel

This is a zoo

- There is no single accelerator architecture.
 - f Some are totally unique hardware.
 - f Many are general-purpose systems with a special algorithm, security chip, NIC, etc.
 - There is no single accelerator programming model.
 - f Subroutine, coroutine, SOA, SQL, passthrough, shared memory, message-based, system access, user-mode access, ...
 - There is no single accelerator attachment technique.
 - f Ethernet, IO bus adapter, part of chipset, etc.
- The strategy of acceleration is: *specialize to the application.***
- f To optimize performance, power, area, cost
 - The tactics – designs – are completely variable.

Accelerator Longevity (Controversial!)



- Frequency growth slowdown \Rightarrow enhanced business case:
 - f* Past (45%): After 3 years – useless.
 - f* Now (<20%): as much 5 years useful lifetime
- Controversy? Aggregate chip performance still at 45%
 - f* There will be lots of cores and threads.
 - f* Must use them all (nontrivial), but accelerators often parallel too.

What is an Accelerator? (vs. an Appliance)

- **NOT a general-purpose system.**


- f* The strategy is specialization
- f* “GP accelerator” is an oxymoron

- **Accelerator:** a device optimized to enhance the performance or function of a computing system.

- f* *Does not function on its own.*
 - n* Requires invocation from host programs.
 - n* Intention & design optimization, not physics
 - n* May contain GP system parts (like CPU) and be substantially software or firmware.
- f* **May contain other accelerators**
 - n* E.g., crypto in protocol offload in XML processing.

- **Appliance:** a device that performs a complete customer-visible function with substantially reduced management & programming requirements.


- f* Functions on its own.




Must Attach to a Computing System

- Accelerators have been attached to every conceivable orifice of a computer


Tighter coupling
Lower overhead
Faster synchro.
Integrated SW
Broader use



Narrower use
Slower synchro.
Higher overhead
Loose coupling




High dev expense
Arch. dependent
Longer lead times
High SW expense
3rd party ⇒ lower RAS
Few entrants
(AMD: 4; Intel: 2)




Many entrants
Lower SW exp
Fast time-to-mkt
Arch. independent
Low dev expense

(memory attach, too – proposals)

Network Sys/chip: Arms Dealers to Appliances/Accelerators



- Values: low power, size, cost, parts count
 - f Allow appliance/accelerator focus on new value add, not standard stuff
 - f Uses: SSL, VPN, VoIP, virus scanning, etc.
- **Key IP: packet scanning, classification, & ultra-fast dispatch to threads.**
 - f **RTOS, privileged mode code.**
- Why? One reason:
40% of TCP packets are 40-byte TCP ACKs.
 - f At 10Gb/s, one every 32 ns.



Vendors: Cavium, P.A. Semi, Raza, Broadcom (SyByte), PMC Sierra, Freescale

Industry Initiatives for Accelerator Attachment

- **Geneseo:** Extending PCI Express® (ann. 9/26/06)
 - f* Proposed by Intel and IBM
 - n* 30+ companies support at announcement
 - f* Goal: new open standard for attaching accelerators and co-processors to server platforms
 - n* power management, transaction ordering (on PCIe), atomic ops, software overhead, faster data rate
 - f* Developing through and with the PCI SIG
 - n* May ultimately be called “PCI 3.0” or “2.1” or the like.
- **Torrenza:** Extending HyperTransport™ (ann, 6/1/06)
 - f* Proposed by AMD
 - n* 6+ companies support at announce, plus consortia
 - f* Goal: improve support for the integration of specialized coprocessors in systems based on AMD Opteron microprocessors
 - n* both I/O (HT) and SMP socket (cHT).
 - f* Allied with HyperTransport Consortium and OpenFPGA consortium

The Rest of My Answers

Will full or partial offload be the norm for Ethernet?	Partial
Will any collective functions <i>typically</i> be offloaded to the NIC in the near future?	No
What about collective support in switches <i>{typically}</i> ?	Heck no
Should NICs assist in "read-modify-write" capability to support remote updates?	No, but.


Required

What communication functions should always be offloaded to accelerators?	ACK \Rightarrow RDMA, packet classification, work "dispatch"
Which should never be offloaded to accelerators?	Everything else.
Are there cases for which it makes sense to offload to another core rather than to an accelerator? (For SMT cores, I suppose one might also consider offloading to other threads of the same core?)	That's where the "everything else" goes.

- Thank you for listening.
- Any (more) questions?

Just in case any of you were wondering...

(No, I can't give a presentation without plugging my book.)



Extremely nonrandom clipart