New Materials and Structures Based on Spin, Charge and Wavefunction Phase Control

Sanjay Banerjee

Director, Microelectronics Research Center Cockrell Chair Professor of Electrical & Computer Engineering University of Texas at Austin

- Nanoscale Charge-based Transistors
- Nanoparticle Gate Flash Memory
- Spintronics
- Phasetronics

Acknowledgments: NRI-SWAN, DARPA-MARCO, NSF, SRC













Subthreshold and mobility-field characteristics for 180nm Si_{0.8}Ge_{0.2}-HfO₂ PHFETs and control Si PMOSFET.

Recovery of mobility degradation for high-k gate dielectrics with enhancedmobility channels: (Onsongo,.., Banerjee)

T.Ngai, J.Lee, S.Banerjee, "Electrical Properties of ZrO2 Gate Dielectric on SiGe," Appl. Phys. Lett., 76(4), p. 502, Jan. 2000.

Carbon Strain Compensation of Ge





Carbon has a smaller lattice constant than Si, Ge

- Strain compensation of SiGe (~8:1 Ge-C ratio)
- Need low T for metastable C incorporation: low solubility (5x10¹⁷ cm⁻³)

XRD Rocking Curves

• C has different impact on strain than on bandstructure

S.Ray, .. S.Banerjee, "Novel SiGeC Channel Heterojunction PMOSFET," Proc. of Int. Elec. Dev.Meet., 1996.

XTEM Comparison of Ge_{1-x}C_x on Si with pure Ge on Si



Ge_{1-x}C_x

Pure Ge

- Pure Ge grown at low temperature directly on Si shows large number of threading dislocations
- Not present in Ge_{1-x}C_x layer
- RMS Roughness > 3 Å

Ge_{1-x}C_x pMOSFET Devices



We have already demonstrated enhanced performance in high-k/metal gate pMOSFETs using $Ge_{1-x}C_x$ layers deposited directly on Si

- Kelly, et al., IEDM 2005
- Kelly, et al., EDL 27(4) p. 265, 2006





Carbon Incorporation (Yacaman)



SIMS measured using standard prepared by

SIMS

- Brighter regions correspond to higher C ٠ concentration
- Higher C incorporation has been observed at ٠ interface



ion implantation Higher C level at interface ٠

٠

Nanoparticle Gate Flash Memory





S. Tiwari et al, Appl. Phys. Lett. 68, (1996)

Conventional Flash Memory *A defect totally discharges the floating gate*

- Thick tunnel oxide
- High voltage/ power
- Low reliability/ speed

Nano-floating Gate Memory A defect discharges only one dot

- High-k tunnel oxide
- Speed/ power/ density better
- Reliability improved
- New phenomena- self-assembly,
 Coulomb blockade, multi-level cells



SiGe Nanocrystals on High-K Dielectrics

AFM scans (1 micron x 1micron) showing SiGe dots grown at ~ 500°C for 90 s with 0.75 gas ratio of GeH_4 to Si_2H_6 .

Kim., Banerjee, Growth of germanium quantum dots on different dielectric substrates by chemical-vapor deposition, J VAC SCI TECHNOL B 19 (4): 2001



Band diagram of HfO₂ and SiO₂ dielectric at low program voltage

Program & Erase Transient Characteristics



Kim DW, Kim T, Banerjee SK, ELECTRON DEV 50 (9): 1823-1829 SEP 2003

Coulomb Blockade in SiGe dot on SiO₂ and HfO₂



SiGe on SiO₂ @ 520 °C



Gate Voltage (V)

•Limits programming by direct tunneling at low voltages •Multiple electron storage reduces life-time in nanocrystal

Putting an electron on nanocrystal raises other energy levels





Approach: Protein Assembly- FN P/E





Trapping of Co, CdSe, PbSe nanocrystal on protein templates: w/o and with chaperonins ~ 10¹² cm⁻² **Cobalt is ferromagnetic**

Chaperonin proteins to template CdSe nanocrystal assembly- 2005





7nm tunnel oxide, 35nm control oxide, w/ and w/o protein-mediated CdSe nanocrystals (size: 7nm) Problems with memory window closure after several write/erase cycles.

Endurance & Retention







Non-Dissipative Spin Hall Effect Response **Dramatic Change** in Current Voltage **Pseudospintronics** Relationship Task 1: **Novel Devices SPIN** Spin-Momentum **Dilute Magnetic** Transfer Semiconductors Exchange Interactions for Task 2: **Quantum Point** Logic Contacts Novel **Spin Manipulation Materials** for Computation GOAL: **MOTIVATION:** and Logic **Quantum Wires Fundamentally New** PHASE **Finding New Device Concepts**, Logic Switch Implementations, and Task 3: New Tools Novel Transfer Characterization Quantum Wire **Techniques for** Transistors **Devices Device-Device** Interaction for Task 4: Magnetic Nanoparticles **Quantum Logic** Novel Gates Interconnect CHARGE Reduced Thin Film / FIB Interactions for Characterization **Near Ballistic** Task 5: Response Novel Nanophotonic Metrology Interaction Waveguides Induced Switching Tunneling **Nanomagnets** Enhanced Switching

SWAN- Novel Transistors Based on Electron Spin, Phase, Charge

Tasks 1-3: ITRS 2005, Emerging Research Devices



Figure 51 A Taxonomy for Nano Information Processing

Nanomagnet-Based Logic- MQCA

Wolfgang Porod and Gary Bernstein, Univ. Notre Dame



DILUTED MAGNETIC SEMICONDUCTORS (DMS)

Novel materials that coalesce ferromagnetism and semiconducting properties

Datta-Das Spintronic transistor -

magnetoresistance controlled by gate voltage by Rashba effect



Mn - (~1-10%) Mn has spin 5/2 and acts as acceptors: Hole mediated FM



(Ga,Mn)As -excellent DMS except for record FM T_C ~ -100 °C

Phasetronics: Nanowire Bundle FETs- Quantum Interference Devices?









Ge nanowire with SFLS, Korgel



Green's Function Quantum Transport for "phasetronic" Devices

Register, Gilbert, Banerjee

- Foundation of existing first-principles semiclassical and quantum transport simulation tools (SEMC)
- Addition of novel device physics, e.g., spin & spin precession, spin scattering/relaxation mechanisms
- Interplay of multiple complex physical effects in possible novel switching devices
 - momentum, energy and spin scattering
 - full band-structure
 - strain
 - quantum confinement



Self-consistent electron transport through quantum wire transistor *subject to acoustic and optical intravalley and intervalley phonon scattering*

SR Induced degradation



Normally-off Aharonov-Bohm device



Spin (and spin precession about a magnetic field or due to the spin-Rashba effect)



EX OR Gates



Task 4: Novel Interconnects- Plasmonics

(Massoud, Halas, Nordlander, Rice University, TX)



Task 5: Nanoscale Metrology UT Dallas- Gnade, Kim, Wallace

- Quantum contacts
 - Determine impact of material on quantum contact conductance
- Physical characterization
 - Determine spatial and strain limitations of CBED
- Electrical characterization
 - Determine limits for in-situ nano-probing











Ballistic transport through one single conduction channel $G_0 = 2e^2/h = (12.9 \text{ K}\Omega)^{-1}$

What is needed in the new switch?





<u>CMOS ca 2020</u>

Energy ~ 10 aJ/op; power~ 10⁷ W/cm²
 Speed ~ 0.1 ps/op (10 THz f_T; 100 GHz circuit)
 Size ~ L_g 5 nm; cell ~ 100 nm, I_{DN}~ 3 mA/μm
 Density ~ 10¹⁰ cm⁻²; BIT ~100 GBit/ns/cm²

≻Cost ~ 10⁻¹² \$/gate

Speed = CV/I

Active Power = CV^2f

Stand-by Power = Sub-V_T, gate leakage

Desirable Attributes

- •Energy efficiency
- •Speed (performance, noise)
- •Room T operation (non-equilibrium devices?)
- •Size (device/ wafer): capacitance, fan-out
- •Gain; uni-directional signal flow (I/O isolation)
- •Reliability, manufacturability, cost
- CMOS compatibility (process, topology)