



Much of what happens at LBNL is "taking pictures"





We worry a lot about getting just the right lighting ...





And of course about the subject ...






But less often "the camera" ...



One Picture is Worth ... Solid State Imaging Detectors




Many objects imaged with visible light

x-rays (ALS) electrons (EM) and other charged particles

λ [m]

E [eV]


f [Hz]




- X: ∞ (or N = X/ δ : ∞)
- Frame rate: ∞
- ▶ Dynamic range: ∞
- Non-linearity: 0
- Cost: 0



Solid State Imager





Continuity equation

$$\frac{\partial n}{\partial t} = \mu_n n \nabla E + D_n \nabla^2 n + G_n - R_n$$

Drift: v=\mu E
Diffusion: $D = \frac{kT}{\mu}$


q

Generally some sort of diode array (Title is general – talk is about Si)



Also important

 A_0




 \rightarrow MTF: fft(PSF)

1/f


►

Point spread function – determines spatial resolution



P. Denes July '06 I³


Oh, this also helps



Somewhere between the "sensor" and ['] there needs to be some electronics







2D segmented Si


2D segmented Si attached to 2D segmented Si

2D segmented Si attached to 1D segmented Si or other electronics



Start with small, but useful, part of spectrum


Consumer imaging is a many \$B/year industry (driven, of course, by such critical needs as \rightarrow





What can we learn? What can we do better?


Integrated Circuit Elements




MOS Transistor

pn Diode









- Passive Pixel Sensor
- Proposed 1968
- No in-pixel reset
- Poor performance due to capacitive load (nothing buffers the photodiode)

Active Pixel Sensor





- Active Pixel Sensor
- Also proposed 1968
- Many ways to make the photodiode






How It Works








Add Microlens and Color Filter




- Microlens array recovers some of the fill factor
- Opaque walls between cells reduces cross-talk
- Color pattern matched to algorithm




Integrated Circuit Elements






MOS Capacitor












Conventional 3-Phase CCD




- Noiseless, ~lossless charge transfer
- High gain charge-to-voltage conversion $\Delta V = q/C_{FD}$
- Output amplifier (source follower, or ...) on-chip



Scientific CCDs



Dumbbell nebula - LBNL CCD Blue: H- α at 656 nm Green: SIII at 955 nm




- LST ("Large Space Telescope" later Hubble) 1965 – how to image?
 - Film was obvious choice, but -It would "cloud" due to radiation damage in space Changing the film in the camera not so trivial
 - 1972 CCD proposed




P. Denes July '06 I³

Many ways to do this





Several architectures



Full frame




Frame transfer Rapid shift from image to storage Slower readout of storage during integration


Interline

Very Large Format CCDs (and CMOS imagers)

- Fairchild Wafer Scale Full Frame CCD
 - 9216 x 9216 x 8.75 µm pixel
 - 80.64 x 80.64 mm² size CCD
 - Eight 3-stage output amplifiers
 - Readout noise < 30e- @ 2/fps



- Cypress CYIHDS9000
 - 3710 x 2434 x 6.4 µm pixel
 - 23.3 x 15.5 mm² size APS
 - 0.13 µm imaging CMOS process



- Canon 16.7 MPix
 - 36 x 24 mm² 4992 x 3328
- Kodak 39 MPix
 - 36 x 48 mm²



APS vs CCD


- APS moves a *voltage* down the column
- CDS either in pixel or "digital"
- Addressable readout
- Backside illuminated devices not yet really practical
- Support circuitry (clock drivers, digitizers) required

- CCD moves a *charge* down the column
- "Intrinsic" CDS
- Sequential readout
- Backside illuminated devices practical (thick ones, too)
- Can be monolithic one chip


Otherwise roughly the same. In principle, equivalent dynamic range. In principle, same leakage current (but not in practice) Monolithic device much more profitable \rightarrow prevalence in market




The Competition - Film



Electron micrograph of tabular grain emulsion AgX + gelatin (emulsion)






sub-micron to few micron grains CMOS / CCD ${\sim}7-10~\mu\text{m}$



How it works

Incident light





phototelectrons convert Ag⁺ sites to Ag⁰ – at the same time, thermal fluctuations tend to "erase" the image. Generally, a few photons are required to leave a "latent" image on a grain larger grains have larger cross section, so they are more likely to get hit. Thus, larger grains are "faster" but "grainier"



How it works






"develop" the image so that the sensitized AgX is reduced to black metallic silver "fix" the image – removing the unexposed AgX

The chemistry and physics of photographic film is not trivial



Historical Footnote





George Eastman "You press the button, we do the rest"


Hannibal Goodman Minister at the House of Prayer in Newark, New Jersey (files for patent in 1887 – granted 1898)

The devil is in the details: "photographic plates" (emulsion on glass) \rightarrow cellulose nitrate for first motion pictures (tends to burn – don't yell "fire" in a theater \rightarrow "safety film" (Kodak 1911) – not really perfected until 1948 (triacetate)






Silicon




Regular array of pixels pitch p


Random collection of different grain sizes


Film



For now film grains smaller than silicon pixels









Analog P. Denes July '06 I³ Digital

Pros and Cons

Silicon

Film

•	Processing	Electronic	Chemical
•	Linearity	"ideal" n(e⁻) = QE x n(γ)	non-linear – n γ required to flip a grain; thermal fluctuations vs grain size
•	Resolution	Larger pixels	Smaller grains
•	Dynamic range	CCDs – 16 bits	Locally, ~4 bits
•	Integration time	Ultra-high quality process – minutes; opto process – seconds; normal process – ms	"long" (also thermally limited)
•	MTF	Regular pattern – aliasing	Given by smallest grains, no aliasing
•	MTF x S/N	Better	Worse

Marketplace has decided







Photo Marketing Association International 2005 Outlook

Technical Drive for Industry




P. Denes July '06 I³

Exponential Growth Achieved by Feature Size Shrinkage

 $g_{m} \sim \mu \frac{\varepsilon_{SiO_{2}}}{t} \frac{W}{L} (V_{DD} - V_{t})$

$$C \sim \frac{\varepsilon_{SiO_2}}{t_{OX}} WL$$

CMOS driven by constant field scaling*







Why constant field scaling?

	Scale geom. W, L, t _{ox} ↓κ	Scale voltages too V_{DD} and V_{T} also \downarrow_{κ}
Area	1/κ²	1/κ²
$g_m \sim \mu \frac{\varepsilon_{SiO_2}}{t_{OX}} \frac{W}{L} (V_{DD} - V_t)$	К	1
$C \sim \frac{\mathcal{E}_{SiO_2}}{t_{OX}} WL$	1/κ	1/κ
Speed ~g _m /C	к ²	к
Power ~CV _{DD} ² /speed	к	1/κ ²
Power density ~Power/Area	к ³	1




What This Means

Feature Size [nm]	2000	1200	800	500	350	250	130	65	35	20
Minimum NMOS		P	4	4	*	4	*	*	•	
V _{DD} (V)	5.0	5.0	5.0	3.3	3.3	2.5	1.3	1.2	1.1	0.8
t _{ox} (Å)	350	250	180	120	100	70	30	13	9	6
Oxide field (10 ⁶ V/cm)	1.4	2.0	2.8	2.8	3.3	3.6	4.3	9.2	12	13
Production	1980	1983	1988	1991	1995	1997	2001	2003	2007	2012



How long this can go on is a good topic for another talk ...

P. Denes July '06 I³




CCDs have certain specialized requirements




Surface vs buried channel CCD

- MOS capacitor
- Potential maximum at Si – SiO₂ interface
 - CTE < 1 due to trapping at interface
- Potential maximum not at Si
 – SiO₂ interface
 - CTE typically > 99.9999%







CCDs have certain specialized requirements

- buried channel
- triple poly (for 3-phase CCDs)
- deep implants, thick low doping regions, thick gate oxides (high voltages) all go in the opposite direction of shrinking CMOS




CCD vs APS

- CCD will survive (genuinely better for certain applications see below), and will continue to be the best solutions for max(area, pixels, dynamic range, speed)
- APS will (is) dominating consumer market
 - APS can be a single chip solution
 - CCD needs clock drivers, digitizers, digital logic so APS is ultimately cheaper for mass-market applications
- One could combine CCD and CMOS, but (so far) there's no commercial push.
- One area where CCDs offer an advantage is:




Frontside/Backside Illumination




P. Denes July '06 I³

Backside Illumination



This should be depleted – generally thin with conventional processes

 \rightarrow add a layer which can be used as an electrode




LBL CCD – S. Holland et al.

CCDs are wonderful


But they are slow

- Parallel exposure
- Serial readout
- Vertical clock
- Horizontal clock
- External, high resolution ADC










Now it gets more difficult




Increase ADC speed






Limitations



- \sqrt{kTC} Noise contribution from M_R (reset switch) removed by CDS (correlated double sampling measure V_R and V_R + V_S)
- Noise contributions from $\rm M_{S}$ (source follower) \uparrow ~ $\rm \sqrt{rate}$
- Ultimately limitations in charge transfer





- Reset and output transistors need room
- Want to minimize C_{FD}
- Need space for the output stage!

One way to gain space





Figure 4 Depiction of the region around the output circuit

MIT Lincoln Labs multi-port CCD






For example

- Fairchild 456
- 512 x 512 x 8.7 µm pixel (19% FF)
- Interline transfer / 32 ports
- 1000 fps = 250 MPix/s
- On-chip current sources for 3-stage output ⇒ 2.5 Watts

At some point, adding more ADC ports becomes a connection nightmare \rightarrow integrated circuit solution needed.



Fully column-parallel




- 1 ADC/column
- Bump bonding required
- No source-follower
- Example developments for ILC Vertex Detector
 - 50 MHz column readout
 - 4-5 bits dynamic range







(Almost) Column Parallel CCDs



Problem

CCDs are the ubiquitous imagers for synchrotron radiation applications, but in many cases $T_{INT} < < T_{RO}$

Solution chosen

- Speed increased by N_{PORTS}
- N_H *large* enough to minimize the number of ADCs needed
- N_H small enough to ensure fast readout
- Wire bonding still possible


Prototype – 480 x 480 x 30 µm pixels

 Constant area taper

- 10 pixels/SR
 - 300 µm output pitch


oj manina koj manina koj

- Metal strapped
- Thick "LBL CCD"





fCRIC – CMOS 0.25 μm



16xFE

Science




Digital Control and I/F

P. Denes July '06 I³

All Mounted on a 6" Si Substrate

"Silicon is a good CTE match to silicon"






Fast CCD Camera Specifications

Detection CCD Well depth Nominal rate Sensitivity at nominal rate FS at nominal rate Noise at nominal rate GdO₂S:Tb phosphor – or – direct >10⁶ e⁻ (30 μ m pixel) 400 fps (480 x 480, "zero integration") 3.5 μ V/e⁻ 128k e⁻ <10 e⁻

Conversion gain fixed by CCD and integration time. Larger FS possible with shorter integration time.




Absorption in Si




Bandgap of Si at 300K = 1.1 eV \rightarrow pure Si transparent for $\lambda > 1.1 \ \mu m$

Thick Silicon for x-rays



Back-illumination preferred



P. Denes July '06 I³


1st x-ray images in LBNL CCD

Spectrum of Row 1200 3,512 x 3,512 x 10.5µm pixel CCD 2.5×104 200 µm thick 2.0×104 Cu anode, 140K, 70 kHz 1.5×104 1.0×104 1400 5.0×103 --1-2-08 2.5×1 1000 2.0×104 800 1.5×104 2000 1200 1400 1600 1800 1.0×10 5 µm slit in semi-transparent stainless steel 5.0×10³ 1590 1600 1610 1620 1630 1640 1580

1650



x-rays in CCDs




- Excellent spectroscopic resolution
- But only if not piled-up low rate or fast readout
- $N_{\gamma,MAX}$ = Well Depth / (E_{γ} /3.6 eV)
 - < *<1000*
 - \Rightarrow 9-10 bit ADC OK
- Would really profit from high-speed readout as S/N is so high





650 µm thick CCD

$^{55}\text{Fe}\ \text{K}_{\alpha}$ and $\text{K}_{\text{B}}.$ Resolution \sim 126 eV at 5.6 keV











pn-CCD (MPI, ...) (Gatti, Rehak, Struder ...)












EM Detector


The Problem:

 e^{-}

The Solution:

300 keV e-






300 keV, 1 mm


R [μ m] ~ E [keV]




Optical Active Pixel








EM Active Pixel





Radial Distribution [300 keV]




P. Denes July '06 I³

50 µm Si thickness

Image of Beam Stop (200 keV)

PSF visibly < 10 µm




Noise limited – no cooling



Beam stop on 200CX Microscope at NCEM

Test Chip in AMS C350

Monolithic Imagers for EM




- Single electron sensitivity (SNR 8.3 here, will improve with cooling)
 - ∼µm PSF
- High-speed readout (dynamics)

Next step: 3k x 3k high-sensitivity (bio) chip




Hybrid Pixel Detectors



Advantage over monolithic detectors: much more sophisticated electronics per pixel




e.g. ATLAS Pixel Detector




☺ and ⊗ of Hybrid Pixels

- Interconnect generally implies relatively large pixels
- Large pixels can have much more "intelligence"
 - measure per event (e.g. E, t)
 - complex functions (e.g. temporal autocorrelation)
 - spectroscopy
- Large pixels make large pixelcount detectors challenging (c.f. ATLAS pixel detector)





Another kind of Hybrid Pixel




MCP

Readout chip or CCD (esp. LBL CCD)

MCP – large electron multiplication gain




For e⁻ Maybe LBL CCD and no MCP



P. Denes July '06 I³

Nikzad et al SPIE 97


Monolithic Hybrid Detectors?



Bump-bonding works, but is "R&D" for pitch $< \sim 200 \ \mu m$ and is best done "wafer scale"




(Bulk) MOS Transistor






Silicon-On-Insulator





Advantages of SOI



Metal Interconnect

Metal Interconnect

Polysilicon gate


Box

Reduces substrate coupling

- higher speeds
- For lowest power, want a high-resistivity substrate
- lower power
- Improves radiation hardness
 - no latch-up through substrate
 - complete di-electric isolation possible (with trench isolation)



"Artisanal" SOI Pixel



P. Denes July '06 I³

Saved by the Watch?

 Commercial SOI on highresistivity silicon (without contact)

- 0.15 µm CMOS
- Dream process?
 - Almost see next page
- KEK HEP group working on SOI pixels for particle tracking

On May 19, 2562, Caslo Computer Co., Ltd. Isunched salas of the Tool Concept PRG-50, a new addition to its Pro Trak series of "outdoor" watches which provide compass direction and atitude readings. Moreover, these watches tun on solar power, so there is no need to worry

about battery replacement. (See Fig. 1.) The Tool Concept PRG-50 employs a low-power LSI IC designed for watches which individes an CNI Electric fully-deplated types SQI (Silton-On-Insulator) CMOS device (FDSOI-CMOS)^{1/37/3}) for greatly reduced current consumption. Thanks to the high-performance sould drive system but into this chip, plus a solar panel that provides highly efficient power generation and a highstorage-capacity battery. The watch is able to use other power to operate direction and attude functions-features to tound in convenience solar watches. As such, the Tool Concept FRG-50 is a high-partormance outdoor watch that hikers and trakers can inust, without any worns about low batteries.

Womes about the patients: The following ⁶ describes how the Mity-deplated type SCI CNOS device (FDSOI-CNOS) was deviced for Cable for use as a watch-type LSI IC (product nome: MLS126) that boasts the world's lowest current consumption.



Fig. 1 Tool Concept PRG-80

Reducing Current Consumption In LSI ICs for Watches

The push for lower current consumption in Casio's LSI ICs for watches began in earnest acound 1997. In addition to meeting the needs for longer watch battery if is and raduced environmental impact, Casio was seeking to use thinner button-type batteries to power their watches. Using these button batteries would enable the watch

ICKI Technical Review January 2003/Issue 193 Vol.70 No.1

Fully-depleted Type SOI Device Enabling an Ultra Low-power Solar Radio Wristwatch

Masafumi Nagaya

itself to be made thinner and more fashionable.

Conventional IC chips for watches, such as the MSMS118, were rated (in chip-specific electrical dimensionistics) to consumption has been successively reduced by clicuit design measures, use of the multiple transhold value process, and layout techniques scaled to 1.3 μ A (in the MEM6121), then to 0.7 μ A (in the MSMS122). (The multiple tritechoid value process uses at least two different threshold value are designed to use that lower value while other transistors that higher threshold value are using the lower value while other transistors use that lower value while other transistors use the higher threshold value process use the higher threshold value and designed to use that lower value which enables both low leakage outrent and low-value operation.)

In the MSM6122, when the threahold value is at the consumption is taised to 0.35 μ A, and when the threahold value is at the worst level, the leakage current is increased such that the current taing becomes 0.7 μ A. At the same time, even when the threahold value is at the same time, even when the threahold value is at the consumption of the target value range, the chargedbackharge current for the carget and display distuits made it difficult to reduce current tor the consumption. Consequently an FDSOL-CMOS process using tully-depleted type SOI was adopted as a solution tor reducing current form.

Advantages of the FDSOLCMOS Process


Listed below are some of the advantages of using the FDSOLCMOS process as a means of reducing current consumption in LSI ICs for watches.

- Low parasitic capacitance
- The threshold voltage can be set lower than in bulk devices.
 - These advantages are further described below.


The junction dispatiance that is a component of a MOS trahistor's paralitic capacitance is proportional to the junction surface area, and the junction surface area is the sum of the plane and lateral surface areas of the source/drain diffusion layer. In FDSOIC-MOS devices, the bottom surface is connected to a thick code film (embedded code film), which greatly reduces bapadiance % As for the lateral areas, only the parts that tobe channels are affected, and the overall capacitance is reduced to about one tenth that of the source/drain junction area in conventional bulk devices. Accordingly, the capacitance subject to lead charges and discharges is reduced, making for lower current consumption. For exemple, charge/discharge current for the web/ts LCO driver block, disp-up, and sisp-doom circuits can be



Modified Version of Oki 0.15 µm FD-SOI




- 3 extra masks needed: (p+ and n+ implants and contact)
- Metal back-side contact
- "quasi commercial"





Caveat emptor






Many Interesting Challenges – to be solved



Microsystems Lab



Systems Expertise



Unique IC skills

- + materials development (life after Si?)
- + ...
 - + (most important) user base

Then: "You push the button, we do the rest" Now: "We do the rest, you push the button"

