

Perspectives on the Memory Wall

“It’s the Memory, Stupid!”

– Richard Sites

First, My Philosophy...

Use existing resources more wisely

Add **minimal** hardware support, **isolate** complexity

Modify software (OS/compiler/libs/apps) to exploit that hardware

The Game Plan

What's the problem?

- Numbers
- Pictures
- Details, details

What are we going to do about it?

- Good news
- Bad news
- Silver Bullet?

(Selective, Subjective) Chronology

\$100M Merit (NSF)
4 researchers, including Man, Kägi
Researcher, McKee

Plus, each change in hardware is a performance problem. How do we manage the system? Hardware is changing rapidly. Performance Computers
Problems with the on most people's
"Micro over the coming decade, memory system
design will be the only important design
memory bandwidth more rapidly
increasing bus width and decreasing latency will
downside. Bus width will be a much
not be a bottleneck in performance by
bigger one. How big and how soon?"
Memory bandwidth




The Memory Wall

Made simplifying assumptions

- $t_{\text{avg}} = p \times t_{\text{cache}} + (1-p) \times t_{\text{memory}}$
- Every 5th instruction references memory
- CPU speeds increase 50-100% / year
- DRAM speeds increase 7% / year


How long before **ALWAYS** waiting for memory?

The Original Prediction



Since the destruction of the temple, prophecy has been given to the fools

A Picture's Worth



95% CPU idle
times for HPC
scientific
commercial TP
applications

Why?


Lack of reference **locality**

- Registers
- Cache lines (\forall caches)
- TLB entries (btw, TLB == cache)
- VM pages (yup, VM == cache)
- DRAM pages (caching here, too)

Contention for resources

almost dual of locality
optimizations

Non-uniform DRAM Access



Possible Approaches

Use bigger, deeper cache hierarchies

Add more/better latency-tolerating features

- Non-blocking caches
- Out-of-order instruction pipelines
- More speculation
- Multithreading

Migrate intelligence \leftrightarrow DRAMs

Isolates complexity
within one
component

Create smarter memory subsystems 

Make software control how cache is managed

Smarter How?

Know how CPU understands memory efficiently, cost-

effective memory subsystem that does

scatter/gather REALLY well, makes good

use of DRAM resources, and makes

better use of on-chip cache resources

Schedule backend (DRAM) accesses better

Won't slow down normal accesses

Won't change CPU

Will perform like SRAM

- Prefetch read data

- Buffer write data

- Remap addresses

- Use cache capacity better

- Use bus bandwidth wisely

- Optimize use of memory bus

- Exploit parallelism among DRAM banks

- Exploit locality in page buffers (hot rows)


Sally A. McKee

Computer Systems Laboratory
Electrical and Computer Engineering



Motivating Example

```
for (i = 0; i < n; i++)  
    sum += A[i][i];
```



Wasted bus bandwidth

Low cache utilization


Low cache hit rate

Low TLB hit rate

Gathering within the Impulse MC

Load only data needed by processor

Gather sparse data to dense cache lines




```
diagonal = remap_strided(...);  
for (i = 0; i < n; i++)  
    sum += diagonal[i];
```

20x speedup for
4K×4K array

Impulse Remapping

Exploit unused physical (shadow) addresses
Remap at fine or coarse granularity



Indirection Vector Remapping

```
for (i=0; i<n; i++)          aA = remap_indirect(..)
    ...A[iv[i]]...;          for (i=0; i<n; i++)
                              ...aA[i]...;
```

Memory controller maps $aA[i] \Rightarrow A[iv[i]]$

Indirect accesses replaced by sequential

Accesses to iv moved to MC

Dynamic Indirection Vectors

Don't know entire **iv** ahead?

```
for (i=0; i<N; i++)  
    sum += A[random()];
```

Stripmine loop:

```
aA = remap_DIV(A, &iv, 32, ...);  
for (i=0; i<N/32; i++) {  
    for (k=0; k<32; k++)  
        iv[k] = random();  
    flush_to_MC(iv);  
    for (k=0; k<32; k++)  
        sum += aA[k];  
    purge_from_cache(aA);  
}
```

} Analogous
to get/put

The Impulse “Big Picture”

Improve memory locality via remapping


- Improve system bus utilization
- Increase cache efficiency

Increase throughput with parallelism

- Overlap CPU/memory activity
- Exploit parallel SDRAM banks

Exploit SDRAM’s NUMA characteristics

Conceptual Organization



Parallel Vector Access Backend

Remapping controllers issue special **vector** ops

- Base-stride: issue (first address, stride, length) tuple
- Vector-indirect: issue four indices per cycle (tentative design)

Bank controllers make independent decisions


- Am I involved in this vector read?
- What elements must I fetch?
- How can I fetch them most efficiently?

When all elements fetched on a read ...

- Control lines indicate completion of vector read
- Coalescing done via wired-OR operations
- Bank controller bus speed matches system bus


Cache-line Interleaved, Serial Vector Gathers

$V = \langle 1024, 1, 16 \rangle$ (same as cache-line fill)




Cache-line Interleaved, Serial Strided Vector Gathers

$V = \langle 1024, 32, 16 \rangle$ (vector gather)



Word Interleaved, Serial Vector Gathers

$V = \langle 1024, 1, 16 \rangle$ (cache-line fill)



PVA Stride-2 Gather




Sally A. McKee

Computer Systems Laboratory
Electrical and Computer Engineering




Stride-1 Vectors (Cache Line Fills)



SDRAM PVA takes about same time as SRAM system

PVA takes about same time as cache-line optimized controller

Stride-19 Vectors (Diagonal Example)



PVA takes about same time as SRAM memory system
PVA takes about same time as for stride-1 vector

Sally A. McKee

Computer Systems Laboratory
Electrical and Computer Engineering



PVA Results Summary

FPGA Synthesis:

- 3600 lines of Verilog
- 10K logic elements and 2K on-chip RAM
- FirstHit() requires 2 cycles (under 20nsec at 100MHz)
- NextHit() requires 1 cycle
- Minimal increase in hardware complexity

Highlights of performance:

- Stride 1: PVA fast as usual cacheline-optimized serial unit (99%-108%)
- Stride 4: PVA 3x faster than pipelined serial gather unit
- Stride 19: PVA up to **33x faster** than cacheline-optimized serial unit
- Specific gains depend on relative skew of the various vectors
- 2-5x faster than similar proposed designs

The Bad News

These are uniprocessor solutions

- Working on SMP adaptations
- Require hardware/software changes
- Complexity still isolated

Have to restructure code

- Compiler can do much of the work
- Can semi-automate the rest?
- **Need better tools**

Tools Wish List

Memory performance monitoring

- Better metrics
- Automatic identification of bottlenecks

Visualization

Interactive performance tuning

- Let compiler do what it can
- Exploit user's knowledge of application
- Exploit **temporal** locality better

So What Do We Do?

We're stuck with DRAM

- Economics
- Lack of viable alternatives

Everything we can

- Change hardware (where possible)
- Restructure code (at least recompile)
- Build better tools

Questions?

www.cs.utah.edu/impulse

www.csl.cornell.edu/~sam/papers

sam@csl.cornell.edu