Perspectives on the Memory Wall

"It's the Memory, Stupid!" — Richard Sites

Salishan 2003 High-Speed Computing Conference



First, My Philosophy...

Use existing resources more wisely Add minimal hardware support, isolate complexity Modify software (OS/compiler/libs/apps) to exploit that hardware

Salishan 2003 High-Speed Computing Conference



The Game Plan

What's the problem?

- Numbers
- Pictures
- Details, details

What are we going to do about it?

- Good news
- Bad news
- Silver Bullet?

Salishan 2003 High-Speed Computing Conference



(Selective, Subjective) Chronology

Man, Kägi

Salishan 2003 High-Speed Computing Conference



The Memory Wall

Made simplifying assumptions

- $t_{avg} = p \times t_{cache} + (1-p) \times t_{memory}$
- Every 5th instruction references memory
- CPU speeds increase 50-100% / year
- DRAM speeds increase 7% / year
 How long before ALWAYS waiting for memory?

Salishan 2003 High-Speed Computing Conference



The Original Prediction



Salishan 2003 High-Speed Computing Conference



A Picture's Worth

85% OPU is the times for HPC coin ntificial TP appleations

Salishan 2003 High-Speed Computing Conference



Why?

Lack of reference locality

- Registers
- Cache lines
- TLB entries
- VM pages

(∀ caches)

- (btw, TLB == cache)
- (yup, VM == cache)
- DRAM pages (caching here, too)

Contention for resources almost dual of locality optimizations

Salishan 2003 High-Speed Computing Conference Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

Corneli

Non-uniform DRAM Access



Salishan 2003 High-Speed Computing Conference



Possible Approaches

Use bigger, deeper cache hierarchies Add more/better latency-tolerating features

- Non-blocking caches
- Out-of-order instruction pipelines

Migrate intelligence \leftrightarrow DRAMs

- More speculation
- Multithreading

Isolates complexity within one component

Create smarter memory subsystems

Make software control how cache is managed

Salishan 2003 High-Speed Computing Conference

Smarter How?

IckneolaphaRutanounideraonyefictivetyt, costeffective the model subsystem that does scatter/gather REALLY well, makes good Remap addresses Use of DRAM resources, and makes Use cache capacity better better use of on-chip cache resources Schedule backend (DRAM) accesses better Won'tostawedewn monmalaccesses Won'Exclusionational Signature of the second Will perfeit acality is mage puffers (hot rows)

Salishan 2003 High-Speed Computing Conference





Wasted bus bandwidth Low cache utilization Low cache hit rate Low TLB hit rate

Salishan 2003 High-Speed Computing Conference



Gathering within the Impulse MC

Load only data needed by processor

Gather sparse data to dense cache lines



Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

CORNIFLI



Impulse Remapping

Exploit unused physical (shadow) addresses Remap at fine or coarse granularity



Salishan 2003 High-Speed Computing Conference



Indirection Vector Remapping

aA = remap_indirect(..)
for (i=0; i<n; i++) for (i=0; i<n; i++)
...A[iv[i]]...; ...aA[i]...;</pre>

Memory controller maps $aA[i] \Rightarrow A[iv[i]]$ Indirect accesses replaced by sequential Accesses to iv moved to MC

Salishan 2003 High-Speed Computing Conference



Dynamic Indirection Vectors

```
Don't know entire iv ahead?
       for (i=0; i<N; i++)</pre>
          sum += A[random()];
Stripmine loop:
      aA = remap DIV(A, \&iv, 32, ...);
      for (i=0; i<N/32; i++) {</pre>
        for (k=0; k<32; k++)
                                         Analogous
           iv[k] = random();
                                          to get/put
        flush to MC(iv);
         for (k=0; k<32; k++)
           sum += aA[k];
         purge from cache(aA);
      }
                                         Sally A. McKee
```

Salishan 2003 High-Speed Computing Conference Computer Systems Laboratory Electrical and Computer Engineering

The Impulse "Big Picture"

Improve memory locality via remapping

- Improve system bus utilization
- Increase cache efficiency
- Increase throughput with parallelism
 - Overlap CPU/memory activity
 - Exploit parallel SDRAM banks

Exploit SDRAM's NUMA characteristics

Salishan 2003 High-Speed Computing Conference



Conceptual Organization



Salishan 2003 High-Speed Computing Conference

Parallel Vector Access Backend

Remapping controllers issue special vector ops

- Base-stride: issue (first address, stride, length) tuple
- Vector-indirect: issue four indices per cycle (tentative design)

Bank controllers make independent decisions

- Am I involved in this vector read?
- What elements must I fetch?
- How can I fetch them most efficiently?

When all elements fetched on a read ...

- Control lines indicate completion of vector read
- Coalescing done via wired-OR operations
- Bank controller bus speed matches system bus

Salishan 2003 High-Speed Computing Conference



Cache-line Interleaved, Serial Vector Gathers

V = < 1024, 1, 16 > (same as cache-line fill)



Salishan 2003 High-Speed Computing Conference Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

Cornell

Cache-line Interleaved, Serial Strided Vector Gathers

V = < 1024, 32, 16 > (vector gather)



Salishan 2003 High-Speed Computing Conference



Word Interleaved, Serial Vector Gathers

V = < 1024, 1, 16 > (cache-line fill)



Salishan 2003 High-Speed Computing Conference

PVA Stride-2 Gather



Salishan 2003 High-Speed Computing Conference



Stride-1 Vectors (Cache Line Fills)



min parallel vector access SDRAM
max parallel vector access SDRAM
min parallel vector access SRAM
max parallel vector access SRAM
gathering pipelined serial SDRAM
cache line interleaved serial SDRAM

SDRAM PVA takes about same time as SRAM system PVA takes about same time as cache-line optimized controller

Salishan 2003 High-Speed Computing Conference



Stride-19 Vectors (Diagonal Example)



min parallel vector access SDRAM
max parallel vector access SDRAM
min parallel vector access SRAM
max parallel vector access SRAM
gathering pipelined serial SDRAM
cache line interleaved serial SDRAM

PVA takes about same time as SRAM memory system PVA takes about same time as for stride-1 vector

Salishan 2003 High-Speed Computing Conference



PVA Results Summary

FPGA Synthesis:

- 3600 lines of Verilog
- 10K logic elements and 2K on-chip RAM
- FirstHit() requires 2 cycles (under 20nsec at 100MHz)
- NextHit() requires 1 cycle
- Minimal increase in hardware complexity

Highlights of performance:

- Stride 1: PVA fast as usual cacheline-optimized serial unit (99%-108%)
- Stride 4: PVA 3x faster than pipelined serial gather unit
- Stride 19: PVA up to 33x faster than cacheline-optimized serial unit
- Specific gains depend on relative skew of the various vectors
- 2-5x faster than similar proposed designs

Salishan 2003 High-Speed Computing Conference



The Bad News

These are uniprocessor solutions

- Working on SMP adaptations
- Require hardware/software changes
- Complexity still isolated

Have to restructure code

- Compiler can do much of the work
- Can semi-automate the rest?
- Need better tools

Salishan 2003 High-Speed Computing Conference



Tools Wish List

Memory performance monitoring

- Better metrics
- Automatic identification of bottlenecks
 Visualization

Interactive performance tuning

- Let compiler do what it can
- Exploit user's knowledge of application
- Exploit temporal locality better

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

Corneli

Salishan 2003 High-Speed Computing Conference

So What Do We Do?

- We're stuck with DRAM
 - Economics
 - Lack of viable alternatives

Everything we can

- Change hardware (where possible)
- Restructure code (at least recompile)
- Build better tools

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering

CORNELI



Questions?

www.cs.utah.edu/impulse www.csl.cornell.edu/~sam/papers sam@csl.cornell.edu

Sally A. McKee Computer Systems Laboratory Electrical and Computer Engineering



Salishan 2003 High-Speed Computing Conference