## Power, Cooling, and Energy Consumption for the Petascale and Beyond

John Shalf: Lawrence Berkeley National Laboratory
Bill Tschudi: Lawrence Berkeley National Laboratory
Stephen Elbert: Pacific Northwest National Laboratory
Rob Pennington: National Center for Supercomputing Applications
Andres Marques: Pacific Northwest National Laboratory
Tim McCann: Silicon Graphics Inc.
Tahir Cader: ISR Spray Cooling

## Looming Power Crisis

- New Constraints
- Power limits clock rates
- Cannot squeeze more performance from ILP (complex cores) either!
- But Moore's Law continues!
- What to do with all of those transistors if everything else is flat-lining?
- Now, \#cores per chip doubles every 18 months instead of clock frequency!
- The "Free Lunch" is over!


Figure courtesy of Kunle Olukotun, Lance 2 Hammond, Herb Sutter, and Burton Smith

## Microprocessors: Up Against the Wall(s)

From Joe Gebis

- Microprocessors are hitting a power wall
- Higher clock rates and greater leakage increasing power consumption
- Reaching the limits of what non-heroic heat solutions can handle
- Newer technology becoming more difficult to produce, removing the previous trend of ${ }_{\Omega}$ "free" power improvement



## New Design Constraint: POWER

- Transistors still getting smaller
- Moore's Law is alive and well
- But Dennard scaling is dead!
- No power efficiency improvements with smaller transistors
- No clock frequency scaling with smaller transistors
- All "magical improvement of silicon goodness" has ended
- Traditional methods for extracting more performance are wellmined
- Cannot expect exotic architectures to save us from the "power wall"
- Even resources of DARPA can only accelerate existing research prototypes (not "magic" new technology)!


## ORNL Computing Power and Cooling 2006-2011

Computer Center Power Projections

- Immediate need to add 8 MW to prepare for 2007 installs of new systems
- NLCF petascale system could require an additional 10 MW by 2008
- Need total of 40-50 MW for projected systems by 2011
- Numbers just for computers: add 75\% for cooling
- Cooling will require 12,000-15,000 tons of chiller capacity


Cost estimates based on $\$ 0.05 \mathrm{~kW} / \mathrm{hr}$

Annual Average Electrical Power Rates $\$ / \mathrm{MWh}$

| Site | FY 2005 | FY 2006 | FY 2007 | FY 2008 | FY 2009 | FY 2010 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: |

OAK Ridge National Laboratory
U. S. DEPARTMENT OF ENERGY

## Power Consumption by Top500 Systems

## Growth in Power Consumption (Top50) <br> Excluding Cooling



## Other Estimates of Power Requirements

- Baltimore Sun Article (Jan 23, 2007): NSA drawing 65-75 MW in Maryland
- Crisis: Baltimore Gas \& Electric does not have sufficient power for city of Baltimore!
- expected to increase by 10-15 MW next year!
- LBNL IJHPCA Study for ~1/5 Exaflop for Climate Science in 2008
- Extrapolation of Blue Gene and AMD design trends
- Estimate: 20 MW for BG and 179 MW for AMD
- DOE E3 Report
- Extrapolation of existing design trends to exascale in 2016
- Estimate: 130 MW
- DARPA Study
- More detailed assessment of component technologies
- Estimate: 20 MW just for memory alone, 60 MW aggregate extrapolated from current design trends


## Power is an Industry Wide Problem


"Hiding in Plain Sight, Google Seeks More Power", by John Markoff, June 14, 2006


New Google Plant in The Dulles, Oregon, from NYT, June 14, 2006

## How Big is the Problem?

 Numbers represent U.S. only- Estimated Computing Power Consumption
- 200 TWh/year
- \$16 billion/year
- Based on .08\$/KWh, closer to $\$ .10$ now (2005)
- Nearly 150 million tons of $\mathrm{CO}_{2}$ per year
- Roughly equivalent to 30 million cars!

One central baseload power plant (about 7 TWh/yr)


## Cost of Power Will Dominate, and Ultimately Limit Practical Scale of Future Systems



Unrestrained IT power consumption could eclipse hardware costs and put great pressure on affordability, data center infrastructure, and the environment.

## Power Efficiency BoF

- Chip Architecture Trends for Power Efficient Computing
- Review Facility Design features for improved power and cooling efficiency
- Discuss cooling technology for future HPC system designs and its impact on facility design
- System architecture features to save power
- Discuss emerging energy efficiency standards and groups
- ASHRAE
- Green Grid
- Green500


## More Information

- All of the BoF Talks Online at
- http://esdc.pnl.gov
- More Information on Power Efficient Datacenters:
- http://hightech.Ibl.gov/datacenters
- Computer Architecture
- http://view.eecs.berkeley.edu/
- http://www.nersc.gov/projects/SDSA/reports
- Information / Metrics / Standards Bodies
- http://www.ashrae.org/
- http://www.thegreengrid.org/
- http://www.green500.org/
- http://www.80plus.org/
- http://www.climatesaverscomputing.org/


# Some Short Remarks on Computer Architecture Trends 

## What is Happening Now?

- Moore's Law
- Silicon lithography will improve by $2 x$ every 18 months
- Double the number of transistors per chip every 18 mo .
- CMOS Power

Total Power $\underset{\text { active power }}{\mathrm{V} 2} \mathrm{f}^{*} \mathrm{C}+\underset{\text { passive power }}{\mathrm{V}} \mathrm{I}_{\text {Ieage }}$

- As we reduce feature size Capacitance (C) decreases proportionally to transistor size
- Enables increase of clock frequency ( $f$ ) proportionally to Moore's law lithography improvements, with same power use
- This is called "Fixed Voltage Clock Frequency Scaling" (Borkar '99)
- Since $\sim 90 \mathrm{~nm}$
- $\mathrm{V}^{2} * f{ }^{*} \mathrm{C} \sim=\mathrm{V}^{*} I_{\text {leakage }}$
- Can no longer take advantage of frequency scaling because passive power ( V * $\left.\right|_{\text {leakage }}$ ) dominates
- Result is recent clock-frequency stall reflected in Patterson Graph at right



SPEC_Int benchmark performance since 1978 from Patterson \& Hennessy Vol 4.

## What is Happening Now?



- Moore's Law
- Silicon lithography will improve by $2 x$ every 18 months
- Double the number of transistors per chip every 18 mo .
- CMOS Power

Total Power $\underset{\text { active power }}{\mathrm{V} 2} \underset{\sim}{f} * \underset{\text { passive power }}{\mathrm{V}} \mathrm{I}_{\text {Ieage }}$

- As we reduce feature size Capacitance (C) decreases proportionally to transistor size
- Enables increase of clock frequency ( $f$ ) proportionally to Moore's law lithography improvements, with same power use
- This is called "Fixed Voltage Clock Frequency Scaling" (Borkar `99)
- Since $\sim 90 \mathrm{~nm}$
- $\mathrm{V}^{2} * f{ }^{*} \mathrm{C} \sim=\left.\mathrm{V}^{*}\right|_{\text {leakage }}$
- Can no longer take advantage of frequency scaling because passive power (v leakage ) dominates
- Result is recent clock-frequency stall reflected in Patterson Graph at right


SPEC_Int benchmark performance since 1978 from Patterson \& Hennessy Vol 4.

## Multicore vs. Manycore

- Multicore: current trajectory
- Stay with current fastest core design
- Replicate every 18 months (2, 4, 8 . . . Etc...)
- Advantage: Do not alienate serial workload
- Example: AMD X2 (2 core), Intel Core2 Duo (2 cores), Madison (2 cores), AMD Barcelona (4 cores)
- Manycore: converging in this direction
- Simplify cores (shorter pipelines, lower clock frequencies, in-order processing)
- Start at 100s of cores and replicate every 18 months
- Advantage: easier verification, defect tolerance, highest compute/surface-area, best power efficiency
- Examples: Cell SPE (8 cores), Nvidia G80 (128 cores), Intel Polaris (80 cores), Cisco/Tensilica Metro (188 cores)
- Convergence: Ultimately toward Manycore
- Manycore if we can figure out how to program it!
- Hedge: Heterogenous Multicore


## How Small is "Small"



- Power5 (Server)
- 389mm^2
- 120W@1900MHz
- Intel Core2 sc (laptop)
- 130mm^2
- 15W@1000MHz
- ARM Cortex A8 (automobiles)
- $5 \mathrm{~mm}{ }^{\wedge} 2$
- 0.8W@800MHz
- Tensilica DP (cell phones / printers)
- 0.8mm²
- 0.09W@600MHz
- Tensilica Xtensa (Cisco router)
- 0.32mm^2 for 3!
- 0.05W@600MHz

Each core operates at $1 / 3$ to $1 / 10$ th efficiency of largest chip, but you can pack 100x more cores onto a chip and consume 1/20 the power

## Consider the comparison

## From Doug Carmean Intel Inc.

|  | Traditional Core | Throughput Core |  |
| :---: | :---: | :---: | :---: |
| uArch | Out of Order | In Order |  |
| Size | 50 | 10 | $\mathrm{~mm}^{\wedge} 2$ |
| Power | 37.5 | 6.25 | W |
| Freq | 4 | 4 | GHz |
| Threads | 2 | 4 | Relative <br> Performance |
| Single <br> Thread | 1 | 16 (512-bit) |  |
| Vector | $4(128$-bit) | 128 | GFLOPS |
| Peak <br> Throughput | 32 | 13 | GFLOPS/mm |
| Area <br> Capacity | 0.6 | 20 | GFLOPS/W |
| Power <br> Capacity | 0.9 |  |  |

## Convergence of Platforms

-Multiple parallee general-purpose processors (GPPs)
-Multiple application-specific processors (ASPs)


Sun Niagara 8 GPP cores (32 threads)


Intel 4004 (1971): 4-bit processor, 2312 transistors, ~100 KIPS,
10 micron PMOS, $11 \mathrm{~mm}^{2}$ chip

IBM Cell
1 GPP (2 threads)
8 ASPs


Cisco CRS-1
188 Tensilica GPPs
"The Processor is the new Transistor" [Rowen]

Power Wall Drives Concurrency Increases



Must ride exponential wave of increasing concurrency for forseeable future!

## You will hit 1M cores sooner than you think!

Tension between concurrency and power efficiency

- Highly concurrent systems can be more power efficient
- Dynamic power is proportional to $V^{2} f C$
- Build systems with even higher concurrency?
- However, many algorithms are unable to exploit massive concurrency yet
- If higher concurrency cannot deliver faster time to solution, then power efficiency benefit wasted
- So we should build fewer/faster processors?


## Path to Power Efficiency

Reducing Waste in Computing

- Examine methodology of low-power embedded computing market
- optimized for low power, low cost, and high computational efficiency
"Years of research in low-power embedded computing have shown only one design technique to reduce power: reduce waste."
—Mark Horowitz, Stanford University \& Rambus Inc.
- Sources of Waste
- Wasted transistors (surface area)
- Wasted computation (useless work/speculation/stalls)
- Wasted bandwidth (data movement)
- Designing for serial performance


## Designing for Efficiency is Application Class Specific



## Consumer Electronics Convergence ${ }^{\text {m... }}$.

 From: Tsugio Maxkiimioto

Consumer Electronics has Replaced PCs as the Dominant Market Force in CPU Design!! Shipment (Units)
Revenue(\$)


Source: IDC

## BG/L—the Rise of the Embedded Processor?

TOP 500 Performance by Architecture


## Questions

- Is Multicore really the answer? (sounds boring)
- FPGAs? Quantum computing?
- What else might be waiting in the wings
- What about advances in circuit fabrication?
- SOI, Hafnium doping,
- What about memory?
- Its starting to consume more memory than CPU cores!
- Packaging changes (3D Stacking? Optical Interfaces?)


## Next Up <br> Designing Facilities for Power Efficiency

