# **FREQUENCY SYNTHESIS FOR TIMING CALIBRATION**

# by Josef Kölbl

Presentation at the 11th International Workshop on Laser Ranging, September 21 – 25, 1998 in Deggendorf, Germany

## 1. Introduction

A design and analysis technique for accurate timing of electronic pulses is presented. The design is based on a low-noise microwave phase lock loop technique at 800 MHz, phase locked to the 10 MHz from the GPS receiver. The generated 800 MHz sine wave has a jitter of less than 1 ps rms, and the derivative frequencies of 80 MHz, 100 MHz and 200 MHz have a jitter of less than 2 ps rms. The generated calibration start/stop impulses have a jitter of less than 3 ps rms, whereas start/stop events are phase locked to the fundamental frequency of 10 MHz, ie to the generated 800 MHz and its divided frequency components.

#### 2. 800 MHz PLL/Calibrator System

The following block diagram shows the 10 MHz bandpass filter plus the quartz filter for the 10 MHz input stage, the 800 MHz PLL, the delay cable for the calibrator, the one-shots for generating the calibration impulses and some measurement, taken with a 50 GHz sampling scope.



#### 3. 10 MHz Filter

The frequency stability of the 10 MHz input is very good, but due to the slow risetime and falltime, the cycle-tocycle jitter of 40 – 50 ps rms can be improved [8]. If processing the 10 MHz sine wave – like converting into ECL level – it is favourable to perform high quality filtering in order to reduce the noise bandwidth [6]. A two stage bandpass filter design is introduced. The first stage is a symmetric transformer coupled bandpass filter with  $S_{11} = S_{22} = 50 \Omega$  at 10 MHz centre frequency and  $Q \approx 10$  at 10 MHz.



Figure 2: Schematics for a 10 MHz bandpass filter

Due to the capacitive voltage division of that specific filter architecture, it can reach a reasonable high Q of about 10 at 10 MHz by an insertion loss of 3 dB with a 50  $\Omega$  load. It can be easily shown that the source/load resistance of 50  $\Omega$  is transfered as parallel resistance R<sub>p</sub> into the LC tank circuit as:



Figure 3: Filter transfer function S21 simulated with Puff, analyzed with MathCAD

A very cheap and powerful simulation tool for computer aided design for microwave integrated circuits is "PUFF" [10]; it has been found as cost effective alternative for filter synthesis which matches the actual design behaviour very well.

By applying noise reduction techniques (like high-Q filtering), the system performance has improved even further [7]. A cascaded high-Q quartz filter with Q = 2,000 (!) at 10 MHz centre frequency at 50  $\Omega$  is reducing the noise bandwidth through its narrow transfer function further down to [6]:

$$\left(f_{U3dB} - f_{L3dB}\right) \cdot \frac{\pi}{2} = 7.854$$
 % Hz

The insertion loss is typically less than 3 dB. The German company KVG GmbH is manufacturing such quartz filters at 10 MHz centre frequency.

# 4. AC Coupling

There are several possibilities to convert a sine wave into ECL level, depending on the signal strength. If the input signal reaches 800 mV peak-to-peak, the following design uses an ECL buffer for ac coupling. That Motorola design works well up to 800 MHz, but only with a good RF coupling capacitor (e. g. from Dielectric Laboratories Inc.); beyond that frequency, the output amplitude is decreasing because of the system's 3-dB bandwidth of about 900 MHz



Figure 4: AC coupling architecture

If the signal in amplitude is to weak for ECL specifications, there are several high-speed small signal to ECL converters available on the market:

- Analog Devices, AD96687
- Maxim, MAX9687
- Motorola, MC10E1651
- Signal Processing Technologies, SPT9689
- NEL, NTT Electronics Technology Corporation, NLB6292

Especially the device from Signal Processing Technologies is very attractive because of its 900 MHz 3-dB-bandwidth and an output falltime of about 80 ps only.

### 5. Phase Locked Loop Design

The Laplace Transform permits the representation of the time response f(t) of a system in the complex domain F(s). Figure 5 is showing a PLL using a linearized model [1] with phase detector, loop filter voltage controlled oscillator, and feedback divider; whereas Figure 6 shows a more detailed design implementation of the same components.



Figure 5: Phase locked loop feedback system

The parameters in Figure 5 are defined as:

- $\theta_i(s)$  Phase input
- $\theta_o(s)$  Output phase
- $\theta_{e}(s)$  Phase error
- G(s) Forward gain (product of the individual feed forward transfer function)
- H(s) Feedback gain (product of the individual feedback transfer function)
- $K_{\phi}$  Phase detector gain factor (V/rad)
- K<sub>v</sub> Voltage controlled oscillator gain factor (rad/Vs)



The reference frequency which inputs to the phase detector is:

$$f_{ref} := \frac{10 \cdot MHz}{2}$$
  $f_{ref} = 5 \circ MHz$ 

The required output frequency from the voltage controlled oscillator shall be:  $f_{out} := 800 \cdot MHz$ That requirement drives the multiplication factor, ie the definition for the feedback transfer function:

$$N := \frac{f_{out}}{f_{ref}} \qquad N = 160$$

The feedback transfer function (feedback gain):  $H(s) := \frac{1}{N}$ 

The phase detector gain from Motorola MC12040:

$$K_{\phi} := 0.16 \frac{\text{volt}}{\text{rad}}$$

The VCO gain factor (relation between tuning frequency and tuning voltage in radians) is taken from the Maruwa specifications:

$$K_{v} := \frac{(814.1 - 785.5) \cdot MHz}{(10 - 1) \cdot volt} \cdot 2 \cdot \pi$$

To analyze the performance of the design, the actual design parameters in figure 6 are taken:

$$R_1 := 9.4 \cdot k\Omega \qquad R_2 := 3 \cdot k\Omega$$
  
$$\frac{R_1}{2} = 4.7 \cdot k\Omega \qquad C_2 := 100 \cdot nF$$

Dividing the resistance R<sub>1</sub> together with  $C_1$  shall improve the transient suppression from the reference frequency  $f_{ref} C_1$  has no direct impact on the loop properties.

The active loop filter F(s) is in the form:

$$F(s) := \frac{R_2 \cdot C_2 \cdot s + 1}{R_1 \cdot C_2 \cdot s}$$

The forward gain G(s) of the loop:

$$G(s) := K_{\phi} \cdot \left( \frac{R_2 \cdot C_2 \cdot s + 1}{R_1 \cdot C_2 \cdot s} \right) \cdot \frac{K_v}{s}$$

Wheras the closed loop transfer function  $\underline{F}_{cL}(j_{\Omega})$  can be found by using the servo theory as:

closed loop transfer function =  $\frac{\text{forward}_gain}{1 + \text{open}_loop}$ 

with  $\sigma := 0$  and  $s(\omega) := \sigma + j \cdot \omega$ 

we optain the closed loop transfer function:

$$F_{cL}(\omega) := \frac{G(j \cdot \omega)}{1 + G(j \cdot \omega) \cdot H(j \cdot \omega)}$$

The following plot shows the magnitude of the closed loop transfer function versus the angular frequency, showing the normalized angular frequency  $\omega_n$  (see below).



4

The open loop transfer function  $\underline{F}_{oL}(j\omega)$  and the phase function  $\phi_{oL}(\omega)$  is needed for the stability analysis:

$$F_{oL}(\omega) := G(j \cdot \omega) \cdot H(j \cdot \omega) \qquad \qquad \phi_{oL}(\omega) := \arg(F_{oL}(\omega)) \cdot \frac{360}{2 \cdot \pi}$$

The easiest way to analyze the loop stability is to plot the magnitude and phase of the open-loop transfer function versus frequency [2]. That specific Bode plot might seem to be instable for different feedback systems because the system has an open loop gain greater one for frequencies less than  $\omega_c$  (see below).



Figure 8: Open loop transfer function of the PLL and the phase diagram

5

Hertz

The frequency  $\omega_c$  is the frequency at which the open-loop gain is unity:  $\omega_c = 7 \text{ }^{\circ}\text{kHz}$ 

 $| F_{oL}(\omega_c) | = 1$ 

That is, the phase margin is equal to 180 ° plus the phase shift of the open-loop transfer function (a negative number) at the open-loop crossover frequency  $\omega c$ . The greater the phase margin  $\phi_M$ , the more stable the system and the more phase lag from parasitic effects can be tolerated.

$$\phi$$
 M := 180+  $\phi$  oL( $\omega$  c)

 $\phi_{M} = 65$  degree. That is a favourable value for sufficient stability margin.

Working out the phase error by applying a unit step input of the following form, requires the error transfer function from phase error  $\theta_e(s)$  related to phase input  $\theta_i(s)$ :

$$C_{p} := 1 \cdot rad \qquad \theta_{i}(s) := \frac{C_{p}}{s}$$
$$\theta_{e}(s) := \frac{1}{1 + G(s) \cdot H(s)} \cdot \theta_{i}(s)$$

Inserting the functions for G(s) and H(s) yields:

$$\theta_{e}(s) := \frac{1}{\left[1 + K_{\phi} \cdot \left(\frac{R_{2} \cdot C_{2} \cdot s + 1}{R_{1} \cdot C_{2} \cdot s}\right) \cdot \frac{K_{v}}{s} \cdot \frac{1}{N}\right]} \cdot \frac{C_{p}}{s}$$

The steady state error (t goes to infinity in the time domain, wheras s goes to zero in the s plane):

$$\lim_{s \to 0} \theta_{e}(s) = 0$$

Simplifying and re-arranging the equation for  $\theta_{e}(s)$ :

$$\theta_{e}(s) := \frac{s \cdot C_{p}}{s^{2} + \frac{K_{\phi} \cdot K_{v} \cdot R_{2}}{R_{1} \cdot N} \cdot s + \frac{K_{\phi} \cdot K_{v}}{R_{1} \cdot C \cdot N}}$$

Normalizing yields:

$$\omega_{n} := \sqrt{\frac{K_{\phi} \cdot K_{v}}{R_{1} \cdot C_{2} \cdot N}} \qquad \qquad \xi := \frac{R_{2} \cdot C_{2}}{2} \cdot \sqrt{\frac{K_{\phi} \cdot K_{v}}{R_{1} \cdot C_{2} \cdot N}} \qquad \qquad \omega_{n} = 4.61 \text{ ekHz} \qquad \qquad \xi = 0.69$$

With  $\omega_n$  as normalized angular frequency and  $\xi$  as damping factor.

Using the defined normalized values for the phase error  $\theta_{e}(s)$  yields:

$$\theta_{e}(s) := \frac{s \cdot C_{p}}{s^{2} + 2 \cdot \xi \cdot \omega_{n} \cdot s + \omega_{n}^{2}}$$

Laplace's transform of the phase error  $\theta_e(s)$  into the time domain:

$$\theta_{e}(t,\xi) := -C_{p} \cdot \xi \cdot \exp\left(-\xi \cdot \omega_{n} \cdot t\right) \cdot \frac{\sinh\left(\omega_{n} \cdot \sqrt{-1+\xi^{2}} \cdot t\right)}{\sqrt{-1+\xi^{2}}} + C_{p} \cdot \exp\left(-\xi \cdot \omega_{n} \cdot t\right) \cdot \cosh\left(\omega_{n} \cdot \sqrt{-1+\xi^{2}} \cdot t\right)$$

Overshoot as a function of the damping factor  $\xi$  is illustrated by various plots show clearly vanishing the steady state error for  $\xi = 0.7$ . That is the error remaining after all transients have died out.



Analyzing the phase output  $\theta_0(s)$  of the PLL system for a unit input step (detailed calculation is not shown here):

$$\theta_{0}(s) \coloneqq \frac{G(s)}{1 + G(s) \cdot H(s)} \cdot \theta_{i}(s)$$

The obtained output response X(t) in the time domain (via inverse Laplace's transform):



In synthesizer designs it is interesting to determine the system's noise bandwidth, B n, which is defined as:

$$B_{n} = \frac{1}{2 \cdot \pi} \cdot \int_{0}^{\infty} F_{cL}(j \cdot \omega) d\omega$$

The 3-dB bandwidth can be determined by solving the equation substituting  $|B_n(j\omega| = 0.707)$ ; the resulting  $j\omega$  would then be the 3-dB bandwidth, the complex variable j deleted [1]. For the presented PLL  $B_n$  is:

$$B_{n} := \frac{\frac{K_{\phi} \cdot K_{v}}{N} \cdot \frac{R_{2}}{R_{1}} + \frac{1}{R_{2} \cdot C_{2}}}{4} \qquad \qquad B_{n} = 2.426 \text{ skHz} \qquad \qquad \frac{B_{n}}{\omega_{n}} = 0.526$$

The 3-dB bandwidth of the PLL is given by [1]:

$$ω_{3dB} := ω_n \cdot \sqrt{1 + 2 \cdot \xi^2 + \sqrt{2 + 4 \cdot \xi^2 + 4 \cdot \xi^4}}$$
  $ω_{3dB} = 9.39 \text{ okHz}$ 

The Phase noise calculation/interpolation follows, considering phase noise of the GPS receiver, voltage controlled oscillator and the phase detector MC12040. Units in the left culomns are the offset frequencies in Hertz, in the right culomns the values are single sideband phase noise in dBc/Hz.

$$VCO:= \begin{bmatrix} 1 & -38\\ 10 & -58\\ 100 & -78\\ 1000 & -98\\ 10000 & -122\\ 35000 & -134\\ 100000 & -140\\ 200000 & -143 \end{bmatrix} \qquad GPS:= \begin{bmatrix} 1 & -90\\ 10 & -120\\ 1000 & -135\\ 10000 & -145\\ 10000 & -165\\ 35000 & -175\\ 100000 & -184\\ 200000 & -184\\ 200000 & -190 \end{bmatrix} \qquad PD:= \begin{bmatrix} 1 & -100\\ 10 & -110\\ 100 & -120\\ 1000 & -130\\ 10000 & -140\\ 35000 & -145\\ 100000 & -149\\ 200000 & -149\\ 200000 & -152 \end{bmatrix}$$
$$VCO:= csort(VCO,0) \qquad GPS:= csort(GPS,0) \qquad PD:= csort(PD,0)$$
$$V:= VCO^{<1>} \qquad R:= GPS^{<1>} \qquad P:= PD^{<1>}$$
$$X:= VCO^{<0>} \qquad i:= 0... length(X) - 1$$
$$vco(x) := linterp(X, V, x) \qquad gps(x) := linterp(X, R, x) \qquad pd(x) := linterp(X, P, x)$$

Considering the phase noise of a single segment between offset frequencies  $f_a$  and  $f_b$  ( $f_a < f_b$ ), we can work out the power law with a single valued exponent n (example with phase noise from GPS):

$$n = \frac{\frac{1}{10} \cdot \left(\frac{N_{op}}{C}\right)_{a} - \frac{1}{10} \cdot \left(\frac{N_{op}}{C}\right)_{b}}{\log\left(\frac{f_{b}}{f_{a}}\right)}$$
$$n := \frac{-18.4 - (-19)}{\log\left(\frac{200000}{100000}\right)} \qquad n = 1.99$$

GPS phase noise for 35 kHz offset frequency found with interpolation:

$$10 \cdot \left[ n \left( log \left( \frac{100000}{35000} \right) \right) - 18.4 \right] = -174.9$$
 dBc/Hz

That interpolation technique for single sideband phase noise density is very useful if only a few values for phase noise are known of a device.

Phase Noise Calculations:

 $\underline{F}_{cL}(j\omega)$  is a low-pass transfer function and  $\underline{F}_{oL}(j\omega)$  is a high-pass transfer function. The PLL functions as a low-pass filter for phase noise arising in the reference signal and phase detector, and it functions as a high-pass filter for phase noise originating in the VCO. Since the VCO noise is a low-frequency noise, the output noise due to the VCO noise is minimized by having the loop bandwidth as wide as possible. At the same time, the loop bandwidth should be less than the reference frequency in order to minimize the effect of the phase noise of the phase detector, which is dominated by spurious frequency components at the reference frequency and its harmonics (that is the reason of the divide-by-2 of the 10 MHz reference frequency) [1,2].

The closed loop transfer function  $\underline{F}_{cL}(j\omega)$  is a low-pass function (as in figure 7):



Figure 11: Closed loop transfer function as low-pass for reference phase noise and phase detector phase noise Whereas the phase error transfer function  $\underline{F}_{e}(j\omega)$  is a high pass function:



The effect of the low pass and high pass functions on the individual phase noise contributions is shown below [1,2], and the final result of single sideband phase noise of the 80 MHz is shown as a plot phan( $X_{i}$ ).



The frequency deviation  $\delta f$  related to one 80 MHz cycle can be calculated using the reciprocal relationships between phase noise and frequency stability [5] (frequency domain to time domain transformations and their inverses):

$$\delta f := \sqrt{\sum_{i} \left[ \int_{-1 \cdot Hz}^{\bullet 2.5 \cdot \omega} n \cdot 2 \cdot \left[ \frac{\frac{phan(X_i)}{10}}{Hz} \right] \cdot f_m^{-2} df_m} \right] \qquad \delta f = 129 \bullet Hz$$

The PLL design is using an extremely low noise output regulator circuitry for the VCO power supply. It is based on the fact that the current generating PNP transistor produces much less noise than its emitter follower equivalent [1].







As a final result of several low-noise design methods, the 80 MHz NIM output signal is measured with a high bandwidth sampling oscilloscope. The rms jitter is 1.6 ps.



Figure 15: Time jitter of 1.6 ps rms of the 80 MHz NIM signal

#### 6. **Timing Calibrator Option**

Instead of using the delay cable to produce low-jitter pulses, the 800 MHz source (< 1 ps rms) can be used to provide programmable calibration pulses (Figure 16). It is favourable to use Teflon with low  $\varepsilon_r$  as PCB material in order to minimize propagation delay and insertion loss. Such a synchronous design works reliable if the



propagation delay between data input D and data output Q ( $t_{QFF1}$ ) plus the track delay on the PCB ( $t_{track}$ ) and plus some combinatoric delay (not in fig. 15) plus the setup time of the next flip-flop ( $t_{SUFF2}$ ) is less than 1.25 ns.



Figure 17: ECL one-shot, and its requirement for the maximum toggle frequency

ECL chips have exceptionally low jitter properties, especially dividing circuits. With that setup in Figure 14, a wide range of calibration time (256 times 1.25 ns) with less than 3 ps rms jitter, running at 800 MHz over the whole calibration range can be realized. The counter is set up for loading when Terminal Count (TC) goes high.

#### 7. ECL to NIM Conversion

The NIM signal is a shiftet ECL signal. With the following design, an effective level conversion is shown. With the 50  $\Omega$  termination from the measurement equipment (oscilloscope, time interval counter), the differential amplifier is in balance. By paralleling two transistor pairs, the noise is reduced by  $\sqrt{2}$ . Additional stages would decrease the noise voltage proportinal to the square root of the number of stages [6]. The transistor array shall have a high transit frequency  $f_T$  and a low noise figure NF, like the HFA3046B from Harris Semiconductor.



Figure 18: ECL to NIM converter

# 8. REFERENCES

- U. L. Rohde, "Microwave and Wireless Synthesizers Theory and Design", John Wiley & Sons, Inc., 1997, ISBN 0-471-52019-5
- J. R. Smith, "Modern Communication Circuits", McGraw-Hill, 1998, ISBN 0-07-059283-7
- 3. A. B. Przedpelski, "Phase-Locked Loop Design Articles", Motorola, Article Reprint AR254
- 4. G. Nash, "Phase-Locked Loop Design Fundamentals", Motorola Application Note AN535
- 5. W. P. Robins, "Phase Noise in Signal Sources", Peter Peregrinus Ltd., 1982, United Kingdom, ISBN 0-86341-026-X
- C. D. Motchenbacher, J. A. Connelly, "Low-Noise Electronic System Design, John Wiley & Sons, Inc., 1993, ISBN 0-471-57742-1
- 7. H. W. Ott, "Noise Reduction Techniques in Electronic Systems", ISBN 0-471-85068-3
- J. Kölbl, P. Sperber, "Frequency Distribution in SLR Stations", Proceedings of 11th International Workshop on Laser Ranging, Deggendorf, Germany, 09/1998
- 9. E. T. Red, "HF-Arbeitsbuch", Beam-Verlag, 1993, ISBN 3-88976-137-2
- Puff Distribution, Electrical Engineering M/S 116-81, California Institute of Technology, Pasadena, CA 91125