Corpus ID: 56509621

Implementing Median Filters in XC4000E FPGAs

@inproceedings{Smith1996ImplementingMF,
  title={Implementing Median Filters in XC4000E FPGAs},
  author={J. Smith},
  year={1996}
}
  • J. Smith
  • Published 1996
  • Computer Science
  • ○ The median filter is a popular image processing technique for removing salt and pepper (“shot”) noise from images. With this technique, the eight direct neighbors and center point of a sliding 3-by-3 array are examined. The median value of the nine elements replaces the original center pixel. The median of the 3-by-3 array is the fifth element in the sorted list of nine elements; thus, the algorithm requires a high-speed sort of the nine pixel values. The graph of Figure 1 shows the minimum… CONTINUE READING
    41 Citations
    Error Detection Technique for a Median Filter
    • 19
    Sorting-free digital median filter for SOCs
    • PDF
    Image noise reduction by low complexity hardware median filter
    • 1
    Comparative analysis of different algorithms of Median Filter with FPGA applications
    An Area-Efficient Alternative to Adaptive Median Filtering in FPGAs
    • Z. Vasícek, L. Sekanina
    • Computer Science
    • 2007 International Conference on Field Programmable Logic and Applications
    • 2007
    • 36
    FPGA Implementation of a 3/spl times/3 window median filter based on a new efficient bit-serial sorting algorithm
    • Tae-Wook Lee, J. Lee, Sang-Bock Cho
    • Computer Science
    • 7th Korea-Russia International Symposium on Science and Technology, Proceedings KORUS 2003. (IEEE Cat. No.03EX737)
    • 2003
    • 9
    Parallel and Pipelined 2-D Median Filter Architecture
    • 1
    • Highly Influenced