

## Compiler optimisations under C11

- Recall that a program transformation  $S \rightsquigarrow T$  is correct iff  $\text{Behaviours}_{C11}(T) \subseteq \text{Behaviours}_{C11}(S)$ .

Q: What "Behaviours" are we interested in preserving?

→ the  $(A, \text{lab}, p_0)$  components of executions?

NO, because then the compiler cannot remove any events.

- the externally visible events (e.g., print statements)?
- the final value of the <sup>global</sup> variables?  
(i.e. the maximal-mo events)
- whether the program terminates or diverges?

all of these are sensible.

For simplicity, let's just fix a set of "externally visible" variables,  $X$ , and preserve only the part of the execution corresponding to events on  $X$ , i.e.

$$\begin{aligned} A_X &\stackrel{\text{def}}{=} \{a \in A \mid \text{loc}(a) \in X\}, \\ \text{lab}_X &\stackrel{\text{def}}{=} \{a. \begin{cases} \text{lab}(a) & \text{if } a \in A_X \\ \perp & \text{o/w} \end{cases}\} \end{aligned}$$

$$\text{rf}_X \stackrel{\text{def}}{=} \{a. \begin{cases} \text{rf}(a) & \text{if } a \in A_X \\ \perp & \text{o/w} \end{cases}\}$$

$$\text{mo}_X \stackrel{\text{def}}{=} \{(a, b) \mid \text{mo}(a, b) \wedge a \in A_X \wedge b \in A_X\}$$


$$\text{sc}_X \stackrel{\text{def}}{=} \{(a, b) \mid \text{sc}(a, b) \wedge a \in A_X \wedge b \in A_X\}.$$

In other words, we should change any of the  $X$ -related events, but we can change any of the others

## Sequentialization

$$C_1 \parallel C_2 \rightarrow C_1 ; C_2$$

- Valid under SC
- We have to be a bit careful regarding non-terminating  $C_1$ 's.




- So, if we (want to) rule out unfair executions, the transformation is not valid under SC.
- We can regain validity under fair interleaving semantics by requiring  $C_1$  to always terminate.

A simple special case:  $C_1 \stackrel{\text{def}}{=} x_{NA} = 1$ .

Is the transformation valid? Consider the program:

$$P^{\text{def}} = \left( \begin{array}{c} x_{NA} = y_{NA} = z_{NA} = 0 \\ \\ x_{NA} = 1 \quad \parallel \quad \text{if } (y_{RLX} == 1) \quad \parallel \quad \text{if } (z_{RLX} == 1) \\ \quad \quad \quad \text{if } (x_{NA} == 1) \quad \quad \quad y_{RLX} = 1 \\ \quad \quad \quad z_{RLX} = 1 \end{array} \right)$$



Execution  
is inconsistent  
according to  
C11

## What's the problem?

There are two problems:

- Dependency cycles
- Non-monotonicity of ConsistentRFna axiom.

## Solutions?

- Strengthen the model to rule out dependency cycles. (Non-obvious.)
- Strengthen the model to rule out all (hburst) cycles. (Has an implementation cost.)
- Weaken the model by dropping the ConsistentRFna axiom. (Then the DRF theorem does not hold.)
- Forbid RLX accesses. (Forbidding RLX writes & strengthening the axioms for RLX reads should also work.)
- Something else? (Open research topic.)

Here, for simplicity, we just rule out RLX accesses.


## "Roach motel" reorderings

$A; B \rightsquigarrow B; A$  — when is such a reordering transformation valid.

### Some simple cases :

- A & B are non-atomic accesses to different locations
  - A or B is skip


What if A and/or B are atomic?



Think of acquire & release  
accesses as aq/rel of  
locks.

You can move commands inside the critical region, but not out of it.


why?



Event B by being after an acquire is guaranteed to see all updates hb the Racq. If we move B before the Racq it is no longer guaranteed to see the A' updates.

Conversely for releases:

The programmer can know that  $hb(B, C')$ , but if we move B after the Wrel, this knowledge is lost.




These one-way reorderings are referred to as "roach motel" reorderings. (In a filthy motel, cockroaches check in, but never check out.)

## Verifying 'roach motel' reorderings

- Assume there are no RLX accesses. (Then,  $\text{rf} \subseteq \text{hb}$ )
- Consider the reordering  $A; B \rightsquigarrow B; A$  where  $\text{loc}(A) \neq \text{loc}(B)$ ,  $\neg \text{acquire}(A)$ ,  $\neg \text{release}(B)$ .

To show: If  $\text{DRF}(\text{Src})$ , then for every consistent  $\text{Tgt}$  execution, there is a consistent  $\text{Src}$  execution with the same events and  $\text{po}' := \text{po} \setminus \{(B, A)\} \cup \{(A, B)\}$ .



Key Lemma:  $\text{hb}' \stackrel{\text{def}}{=} (\text{po}' \cup \text{sw})^+ \subseteq \text{hb} \setminus \{(B, A)\} \cup \{(A, B)\}$

Consider an  $\text{hb}'$  path

$\xrightarrow{\text{po}'}$  or  $\xrightarrow{\text{po}'} \xrightarrow{\text{sw}^+} \xrightarrow{\text{po}'} \xrightarrow{\text{sw}^+} \xrightarrow{\text{po}'}$ .  
(at least one sw edge)

In the former case,  $\text{hb}' = \text{po}' \subseteq \text{hb} \setminus \{(B, A)\} \cup \{(A, B)\}$ , trivial


In the latter case, none of the  $\xrightarrow{\text{po}'}$  edges can be  $A \rightarrow B$  as there are no  $\xrightarrow{\text{sw}} A$  and  $B \xrightarrow{\text{sw}}$ . Therefore, that is also a valid  $(\text{po}' \setminus \{(A, B)\} \cup \text{sw})^+$  path, i.e. a valid  $\text{hb}$  path.

Finally,  $(B, A) \notin \text{hb}'$  because there are no  $\xrightarrow{\text{sw}} A$  and  $B \xrightarrow{\text{sw}}$ , and  $A \& B$  are immediate neighbours in  $\text{po}/\text{po}'$ .

With this lemma, we can validate all the axioms except (ConsistentRFna) where  $\text{hb}$  appears positively.

## Verifying "roach motel" reorderings (ctd.)

Recall the picture and the (Consistent RFna) axiom.



$$\forall xy. \text{rf}(y) = x \wedge (\text{NA}(x) \vee \text{NA}(y)) \Rightarrow \text{hb}(x,y)$$

The case where  $\text{hb}$  is affected is if  $\text{hb}^*(x, B) \wedge \text{hb}^*(A, y)$ .

Note that we cannot have both  $x=B$  and  $y=A$ , because  $\text{loc}(A) \neq \text{loc}(B)$ .

Consider the earliest  $y$  (in  $\text{hb}$ -order) violating the axiom for  $\text{hb}'$ .

Then, construct a prefix ~~execution~~ of the program containing up to the event  $y$  (in  $\text{hb}$ -order). Further make  $y$  read from some  $\text{hb}$ -earlier event that writes to the same location (or  $\perp$  if no such event exists). That constructed prefix ~~execution~~ is consistent and racy (there is a race between  $x$  &  $y$ ), contradicting our DRF(Src) assumption.

## Optimisations on NA-accesses and the power of DRF.

Consider the sequence of "optimisations" shown below:

$$\text{if } (x_{\text{ACQ}} == 1) \rightarrow \begin{array}{l} t = y_{\text{NA}} \\ \text{print}(y) \end{array} \quad \text{if } (x_{\text{ACQ}} == 1) \rightsquigarrow \begin{array}{l} t = y_{\text{NA}} \\ \text{print}(t) \end{array}$$

- First, we introduced a redundant load of  $y$ .
- Then, we did common subexpression elimination (CSE) over the acquire instruction.
- The net-effect is that we moved the access of  $y$  before the  $x_{\text{ACQ}}$ , which is clearly wrong.  
(It goes against the "roach motel" principle.)

---

Therefore one of the two "optimisations" should be forbidden. Which should that be?

- SC, TSO, Coherence, Release-Acq, Power, ARM, PSO, RMO all allow the first transformation, but not the second.
- In C11, ~~compilers~~ writers may want to do the second (and therefore not the first) because only the second makes the program run faster.  
So, indeed, the model chosen allows the second but not the first. [The first transformation may introduce a race, whereas for the second, the value of  $y$  cannot have changed without a race.]

## NA - optimisations allowed by DRF models

① Overwritten write elimination:

$$\begin{array}{c} x_{NA} = v \\ | \\ x_{NA} = v' \end{array} \rightsquigarrow \begin{array}{c} \text{skip} \\ | \\ x_{NA} = v' \end{array}$$

provided that  $x$  is not accessed in between & there is no REL-ACQ pair in between.

② Write after write elimination:

$$\begin{array}{c} x_{NA} = v \\ | \\ x_{NA} = v \end{array} \rightsquigarrow \begin{array}{c} x_{NA} = v \\ | \\ \text{skip} \end{array}$$

provided that there is no REL-ACQ pair in between

③ Write after read elimination

$$\begin{array}{c} t = x_{NA} \\ | \\ x_{NA} = t \end{array} \rightsquigarrow \begin{array}{c} t = x_{NA} \\ | \\ \text{skip} \end{array}$$

- $t$  unchanged in between.
- $t$  local variable
- No REL-ACQ pair in between

④ Read after read elimination

$$\begin{array}{c} t = x_{NA} \\ | \\ u = x_{NA} \end{array} \rightsquigarrow \begin{array}{c} t = x_{NA} \\ | \\ u = t \end{array}$$

- $t$  local variable
- $t$  unchanged in between
- No REL-ACQ pair in between

⑤ Read after write elimination

$$\begin{array}{c} x_{NA} = v \\ | \\ t = x_{NA} \end{array} \rightsquigarrow \begin{array}{c} x_{NA} = v \\ | \\ t = v \end{array}$$

- No REL-ACQ pair in between.

(Argument : Any execution that could read/write  $x_{NA}$  in parallel is racey.)