

Permanently Assigned Absolute Addresses

- Addresses used for the store-status function
- Addresses of PSW and first two CCWs used for initial program loading

Addresses Not Used to Reference Storage

- PER starting address in control register 10
- PER ending address in control register 11
- Address stored in the doubleword at real location 176 for a monitor event
- Address in shift instructions and other instructions specified not to use the address to reference storage
- Real-space token origin in real-space designation

Figure 3-11. Handling of Addresses (Part 3 of 3).

Assigned Storage Locations

Figure 3-12 on page 3-61 shows the format and extent of the assigned locations in storage. The locations are used as follows.

| 128-131 (80-83 hex) Real Address

External-Interruption Parameter: During an external interruption due to service signal or timing alert, the parameter associated with the interruption is stored at locations 128-131.

| 132-133 (84-85 hex) Real Address

CPU Address: During an external interruption due to malfunction alert, emergency signal, or external call, the CPU address associated with the source of the interruption is stored at locations 132-133. For all other external-interruption conditions, zeros are stored at locations 132-133.

| 134-135 (86-87 hex) Real Address

External-Interruption Code: During an external interruption, the interruption code is stored at locations 134-135.

| 136-139 (88-8B hex) Real Address

Supervisor-Call-Interruption Identification: During a supervisor-call interruption, the instruction-length code is stored in bit positions 5 and 6 of location 137, and the interruption code is stored at locations 138-139. Zeros are stored at location 136 and in the remaining bit positions of location 137.

| 140-143 (8C-8F hex) Real Address

Program-Interruption Identification: During a program interruption, the instruction-length code is stored in bit positions 5 and 6 of location 141, and the interruption code is stored at locations 142-143. Zeros are stored at location 140 and in the remaining bit positions of location 141.

| 144-147 (90-93 hex) Real Address

Data-Exception Code (DXC): During a program interruption due to a data exception, the data-exception code is stored at location 147, and zeros are stored at locations 144-146. The DXC is described in “Data-Exception Code (DXC)” on page 6-14.

| 148-149 (94-95 hex) Real Address

Monitor-Class Number: During a program interruption due to a monitor event, the monitor-class number is stored at location 149, and zeros are stored at location 148.

| 150-151 (96-97 hex) Real Address

PER Code: During a program interruption due to a PER event the PER code is stored in bit positions 0-7 of locations 150-151, and other information is or may be stored as described in “Identification of Cause” on page 4-26.

| 152-159 (98-9F hex) Real Address

PER Address: During a program interruption due to a PER event, the PER address is stored at locations 152-159.

| 160 (A0 hex) Real Address

Exception Access Identification: During a program interruption due to an ASCE-type, region-