

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# X260 MLB - CBB

| REV   | ECN   | DESCRIPTION OF REVISION | CK APPD   |
|-------|-------|-------------------------|-----------|
| <REV> | <ECN> | <ECO_DESCRIPTION>       | <ECODATE> |

LAST\_MODIFICATION=Thu Sep 10 15:22:41 2015

| PAGE | <CSA> | CONTENTS | SYNC            | DATE       | PAGE | <CSA>        | CONTENTS        | SYNC                 | DATE       |
|------|-------|----------|-----------------|------------|------|--------------|-----------------|----------------------|------------|
| 1    | 1     | page1    | MASTER          | MASTER     | 46   | 76           | page78          | DEVMLB               | 05/13/2015 |
| 2    | 2     | page2    | J43_MLB         | 10/24/2012 | 47   | 78           | page79          | DEVMLB               | 05/11/2015 |
| 3    | 3     | page3    | J43_MLB         | 10/24/2012 | 48   | 79           | page80          | DEVMLB               | 05/11/2015 |
| 4    | 4     | page4    | J43_MLB         | 10/24/2012 | 49   | 80           | page81          | DEVMLB               | 05/11/2015 |
| 5    | 5     | page5    | DEVMLB          | 05/11/2015 | 50   | 81           | page82          | DEVMLB               | 04/30/2015 |
| 6    | 6     | page6    | DEVMLB          | 05/11/2015 | 51   | 82           | page83          | DEVMLB               | 05/06/2015 |
| 7    | 7     | page7    | DEVMLB          | 04/14/2015 | 52   | 83           | page84          | DEVMLB               | 05/11/2015 |
| 8    | 8     | page8    | DEVMLB          | 05/11/2015 | 53   | 84           | page85          | DEVMLB               | 03/16/2015 |
| 9    | 9     | page9    | DEVMLB          | 05/11/2015 | 54   | 85           | page86          | DEVMLB               | 05/11/2015 |
| 10   | 10    | page10   | DEVMLB          | 04/14/2015 | 55   | 86           | page87          | DEVMLB               | 05/13/2015 |
| 11   | 11    | page11   | DEVMLB          | 04/14/2015 | 56   | 87           | page88          | DEVMLB               | 05/11/2015 |
| 12   | 12    | page12   | DEVMLB          | 05/06/2015 | 57   | 88           | page90          | DEVMLB               | 05/11/2015 |
| 13   | 13    | page13   | DEVMLB          | 05/11/2015 | 58   | 90           | page91          | DEVMLB               | 05/11/2015 |
| 14   | 14    | page14   | DEVMLB          | 05/11/2015 | 59   | 91           | page93          | DEVMLB               | 05/13/2015 |
| 15   | 15    | page15   | DEVMLB          | 05/11/2015 | 60   | 93           | page96          | DEVMLB               | 05/13/2015 |
| 16   | 16    | page16   | DEVMLB          | 05/11/2015 | 61   | 96           | page100         | DEVMLB               | 03/16/2015 |
| 17   | 17    | page17   | DEVMLB          | 05/11/2015 | 62   | 100          | page102         | J43_MLB              | 10/24/2012 |
| 18   | 19    | page19   | DEVMLB          | 05/11/2015 | 63   | 102          | page103         | DEVMLB               | 04/30/2015 |
| 19   | 20    | page20   | DEVMLB          | 05/04/2015 | 64   | 103          | page104         | J92_DEVMLB           | 07/08/2014 |
| 20   | 22    | page22   | DEVMLB          | 04/14/2015 | 65   | 104          | page105         | J92_DEVMLB           | 07/08/2014 |
| 21   | 23    | page23   | DEVMLB          | 04/14/2015 | 66   | 105          | page120         | J41_MLB              | 10/24/2012 |
| 22   | 25    | page25   | DEVMLB          | 04/14/2015 | 67   | 120          | page130         | J92_LAYOUT_STUDY_MLB | 05/18/2015 |
| 23   | 30    | page30   | DEVMLB          | 04/09/2015 |      | 130          | MASTER          | MASTER               |            |
| 24   | 31    | page31   | DEVMLB          | 05/13/2015 |      | <CSA_PAGE69> | <SYNC_MASTER69> | <SYNC_DATE69>        |            |
| 25   | 37    | page37   | J72_MLB         | 05/13/2015 |      | <CSA_PAGE70> | <SYNC_MASTER70> | <SYNC_DATE70>        |            |
| 26   | 38    | page38   | J92_DEVMLB      | 05/13/2015 |      | <CSA_PAGE71> | <SYNC_MASTER71> | <SYNC_DATE71>        |            |
| 27   | 39    | page39   | DEVMLB          | 04/14/2015 |      | <CSA_PAGE72> | <SYNC_MASTER72> | <SYNC_DATE72>        |            |
| 28   | 40    | page40   | DEVMLB          | 04/14/2015 |      | <CSA_PAGE73> | <SYNC_MASTER73> | <SYNC_DATE73>        |            |
| 29   | 48    | page48   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE74> | <SYNC_MASTER74> | <SYNC_DATE74>        |            |
| 30   | 50    | page50   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE75> | <SYNC_MASTER75> | <SYNC_DATE75>        |            |
| 31   | 51    | page51   | DEVMLB          | 04/14/2015 |      | <CSA_PAGE76> | <SYNC_MASTER76> | <SYNC_DATE76>        |            |
| 32   | 52    | page52   | DEVMLB          | 04/14/2015 |      | <CSA_PAGE77> | <SYNC_MASTER77> | <SYNC_DATE77>        |            |
| 33   | 53    | page53   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE78> | <SYNC_MASTER78> | <SYNC_DATE78>        |            |
| 34   | 54    | page54   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE79> | <SYNC_MASTER79> | <SYNC_DATE79>        |            |
| 35   | 55    | page55   | DEVMLB          | 03/16/2015 |      | <CSA_PAGE80> | <SYNC_MASTER80> | <SYNC_DATE80>        |            |
| 36   | 61    | page61   | J92_DEVMLB      | 07/23/2013 |      | <CSA_PAGE81> | <SYNC_MASTER81> | <SYNC_DATE81>        |            |
| 37   | 62    | page63   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE82> | <SYNC_MASTER82> | <SYNC_DATE82>        |            |
| 38   | 63    | page64   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE83> | <SYNC_MASTER83> | <SYNC_DATE83>        |            |
| 39   | 64    | page67   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE84> | <SYNC_MASTER84> | <SYNC_DATE84>        |            |
| 40   | 67    | page69   | DEVMLB          | 03/16/2015 |      | <CSA_PAGE85> | <SYNC_MASTER85> | <SYNC_DATE85>        |            |
| 41   | 69    | page70   | <SYNC_MASTER41> | 03/16/2015 |      | <CSA_PAGE86> | <SYNC_MASTER86> | <SYNC_DATE86>        |            |
| 42   | 70    | page71   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE87> | <SYNC_MASTER87> | <SYNC_DATE87>        |            |
| 43   | 71    | page72   | DEVMLB          | 05/06/2015 |      | <CSA_PAGE88> | <SYNC_MASTER88> | <SYNC_DATE88>        |            |
| 44   | 72    | page74   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE89> | <SYNC_MASTER89> | <SYNC_DATE89>        |            |
| 45   | 74    | page76   | DEVMLB          | 05/11/2015 |      | <CSA_PAGE90> | <SYNC_MASTER90> | <SYNC_DATE90>        |            |

# ALIASES RESOLVED

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION    | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------|---------------|----------|------------|
| 051-00532   | 1   | SCHEM,MLB,X260 | SCH           | CRITICAL |            |
| 820-00244   | 1   | PCBF,MLB,X260  | PCB           | CRITICAL |            |

PRODUCT SAFETY REQUIREMENTS:  
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.  
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE  
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

Table of Contents [1]

|   |  |                    |          |
|---|--|--------------------|----------|
| DRAWING TITLE   |  | <PART_DESCRIPTION> |          |
| Apple Inc.  |  | DRAWING NUMBER     | SIZE     |
|   |  | <SCH_NUM>          | D        |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION           |          |
|   |  | <E4LABEL>          |          |
|   |  | BRANCH             |          |
|   |  | <BRANCH>           |          |
|   |  | PAGE               | 1 OF 130 |
|   |  | SHEET              | 1 OF 67  |

8

7

6

5

4

3

2

1

BOM Groups

| BOM GROUP     | BOM OPTIONS  |
|---------------|--|
| MLB_COMMON    | ALTERNATE,COMMON,MLB_MISC,MLB_DEBUG:ENG,MLB_PROGPARTS,BUILD:CBB                          |
| MLB_MISC      | CAM_FREQ:24M,CAM_XTAL:NO,SSDRAM:4GBIT,S3X:B0,UPC:A1,PCH24M:SUS,EQ:4CH,PMIC:A0D,BSSB_GP10 |
| MLB_DEBUG:ENG | DEBUGLED   |

CPU DRAM SPD Straps

| BOM GROUP    | BOM OPTIONS                             |
|--------------|---|
| DRAM:SAM_8GB | RAMCFG0_L,DRAM_TYPE:SAMSUNG_8GB         |
| DRAM:HYN_8GB | RAMCFG0_L,RAMCFG1_L,DRAM_TYPE:HYNIX_8GB |
| DRAM:ELP_8GB | DRAM_TYPE:ELPIDA_8GB                    |

Programmable Parts

| PART NUMBER | QTY | DESCRIPTION                                 | REFERENCE DES | CRITICAL | BOM OPTION        |
|-------------|-----|---|---------------|----------|-------------------|
| 335S00084   | 1   | IC,SPI SERIAL FLASH,8MBIT,3.0V,CSP,8P       | U3090         | CRITICAL | UPCROM:BLANK      |
| 341S00466   | 1   | IC,NVM (VXXX) CBB, X260                     | U3090         | CRITICAL | UPCROM:PROG       |
| 338S1231    | 1   | IC,SMC12-B1,40MB/S/500MIPS MCU,7X7,168BGA   | U5000         | CRITICAL | SMC:BLANK         |
| 341S00431   | 1   | IC,SMC-B1,EXTERNAL (V2.33A2) PROTO 1,X260   | U5000         | CRITICAL | SMC:PROG          |
| 335S1009    | 1   | 64 MBIT SPI QUAD I/O FLASH,CSP,3.3V,QUAD IO | U6100         | CRITICAL | BOOTROM_WIN:BLANK |
| 335S1010    | 1   | 64 MBIT SPI QUAD I/O FLASH,CSP,3.3V,QUAD IO | U6100         | CRITICAL | BOOTROM_MAC:BLANK |
| 335S1029    | 1   | 64 MBIT SPI QUAD I/O FLASH,CSP,3.3V,QUAD IO | U6100         | CRITICAL | BOOTROM_MIC:BLANK |
| 341S00465   | 1   | IC,EFI ROM (VXXX) CBB,X260                  | U6100         | CRITICAL | BOOTROM:PROG      |

Module Parts

| PART NUMBER | QTY | DESCRIPTION                                  | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 337S00207   | 1   | IC,CPU,SKY,SRZEN,FPQ,D1,2/2,1.1,5W,.85,B1515 | U0500         | CRITICAL | CPU:1.1GHZ |
| 337S00208   | 1   | IC,CPU,SKY,SRZEN,FPQ,D1,2/2,1.2,5W,.85,B1515 | U0500         | CRITICAL | CPU:1.2GHZ |
| 337S00209   | 1   | IC,CPU,SKY,SRZEN,FPQ,D1,2/2,1.3,5W,.85,B1515 | U0500         | CRITICAL | CPU:1.3GHZ |
| 946-3892    | 1   | J11/J13 MLB DYNAMIC ADHESIVE 29993-SC 0.4G   | GLUE          | CRITICAL |            |
| 825-00162   | 1   | LABEL, BARCODE, 2D, 1D, CONFIG, MLB, X260    | LABEL         |          |            |

DRAM Parts

| PART NUMBER | QTY | DESCRIPTION                          | REFERENCE DES | CRITICAL | BOM OPTION            |
|-------------|-----|--------------------------------------|---------------|----------|-----------------------|
| 333S00052   | 2   | IC,SDRAM,LPDDR-1866,32GBIT,253B FBGA | U2300,U2500   | CRITICAL | DRAM_TYPE:SAMSUNG_8GB |
| 333S00053   | 2   | IC,SDRAM,LPDDR-1866,32GBIT,253B FBGA | U2300,U2500   | CRITICAL | DRAM_TYPE:HYNIX_8GB   |
| 333S00054   | 2   | IC,SDRAM,LPDDR-1866,32GBIT,253B FBGA | U2300,U2500   | CRITICAL | DRAM_TYPE:ELPIDA_8GB  |

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:                   |
|-------------|---------------------------|------------|---------|-----------------------------|
| 376S00074   | 376S0855                  |            | ALL     | Tohhiba alt for Diodes dual |
| 376S1129    | 376S0855                  |            | ALL     | SKP alt for Diodes dual     |
| 376S1089    | 376S1128                  |            | ALL     | SKP alt for Diodes single   |
| 138S0703    | 138S0648                  |            | ALL     | Murata alt to Taiyo Yuden   |
| 372S0186    | 372S0185                  |            | ALL     | SKP alt to Diodes           |
| 376S1053    | 376S0604                  |            | ALL     | Diodes alt to Fairchild     |
| 107S0249    | 107S0251                  |            | ALL     | TPP alt to Cystec           |
| 128S00044   | 128S00041                 |            | ALL     | Rubycon alt to Sanyo        |
| 740S00004   | 740S0134                  |            | ALL     | Kemet alt to Sanyo          |
| 740S00005   | 740S0190                  |            | ALL     | Polytronics alt to Wayon    |
| 128S0296    | 128S0487                  |            | ALL     | Sanyo alt to NEC            |
| 128S00012   | 128S0487                  |            | ALL     | ROHM alt to NEC             |
| 128S0397    | 128S0325                  |            | ALL     | Kemet alt to Sanyo          |
| 107S00070   | 107S0085                  |            | ALL     | TKX alt to Murata           |
| 376S00007   | 376S1179                  |            | ALL     | AGS alt to Vishay           |
| 376S1080    | 376S0820                  |            | ALL     | Diodes alt to Onsemi        |
| 152S00311   | 152S2037                  |            | ALL     | Cystec new alt to Cystec    |
| 152S00098   | 152S00224                 |            | ALL     | Vishay alt to Cystec        |
| 128S00021   | 128S00020                 |            | ALL     | ROHM alt to NEC             |
| 138S0786    | 138S0705                  |            | ALL     | Samsung alt to Murata       |

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:                 |
|-------------|---------------------------|------------|---------|---------------------------|
| 128S00007   | 128S00015                 |            | ALL     | SKC alt to Sanyo          |
| 128S00009   | 128S00015                 |            | ALL     | Kemet alt to Sanyo        |
| 128S00029   | 128S00015                 |            | ALL     | ROHM alt to Sanyo         |
| 128S00011   | 128S00010                 |            | ALL     | Kemet alt to Sanyo        |
| 128S00026   | 128S00010                 |            | ALL     | SKC alt to Sanyo          |
| 128S00031   | 128S00010                 |            | ALL     | ROHM alt to Sanyo         |
| 138S00073   | 138S00047                 |            | ALL     | Murata alt to Taiyo       |
| 138S0772    | 138S00013                 |            | ALL     | Taiyo alt to Murata       |
| 132S00012   | 132S0401                  |            | ALL     | Multi alt to Taiyo        |
| 152S00028   | 152S1751                  |            | ALL     | Murata alt to Taiyo Yuden |
| 353S00712   | 353S2216                  |            | ALL     | Onsemi alt to TI          |
| 353S00714   | 353S2208                  |            | ALL     | Onsemi alt to TI          |
| 337S00174   | 337S00175                 | S3X:B0     | ALL     | S3X B0 alt to A8          |
| 138S00077   | 138S00035                 |            | ALL     | Taiyo alt to Murata       |
| 152S00343   | 152S1682                  |            | ALL     | Murata alt to Cystec      |
| 155S00155   | 155S0441                  |            | ALL     | TKX alt to Murata         |
| 155S0741    | 155S0361                  |            | ALL     | Murata alt to TKX         |
| 155S00165   | 155S0382                  |            | ALL     | Taiyo alt to TKX          |
| 155S00166   | 155S0391                  |            | ALL     | TKX alt to Murata         |
| 155S0706    | 155S0302                  |            | ALL     | Taiyo alt to Murata       |
| 197S00053   | 197S00050                 |            | ALL     | Eyocera alt to TKX        |
| 197S00055   | 197S00050                 |            | ALL     | Murata alt to TKX         |
| 311S00004   | 311S0370                  |            | ALL     | Onsemi alt to KXP         |
| 333S00030   | 333S00016                 |            | ALL     | Hynix alt to Micron       |
| 338S00175   | 338S1264                  |            | ALL     | Broadcom alt packaging    |
| 107S00020   | 107S0276                  |            | ALL     | TPP alt to Cystec         |
| 107S00021   | 107S0284                  |            | ALL     | TPP alt to Cystec         |
| 353S00773   | 353S4296                  |            | ALL     | Semtech alt to TI         |
| 311S00057   | 311S0612                  |            | ALL     | Diodes alt to KXP         |
| 155S00011   | 155S00008                 |            | ALL     | Murata alt to TKX         |
| 138S0739    | 138S0706                  |            | ALL     | Samsung alt to Murata     |
| 138S0945    | 138S0706                  |            | ALL     | Eyocera alt to Murata     |
| 138S00090   | 138S0943                  |            | ALL     | Taiyo alt to Murata       |
| 138S00087   | 138S1086                  |            | ALL     | Taiyo alt to Murata       |
| 107S00086   | 107S00056                 |            | ALL     | TPP alt to Cystec         |
| 152S00347   | 152S00220                 |            | ALL     | Chilisin alt to Cystec    |
| 138S00032   | 138S0831                  |            | ALL     | Taiyo alt to Murata       |
| 138S00049   | 138S0831                  |            | ALL     | Eyocera alt to Murata     |
| 152S00362   | 152S1129                  |            | ALL     | Cystec alt to Murata      |
| 128S00039   | 128S00038                 |            | ALL     | SKC alt to Kemet          |

CPU DRAM CFG Chart

| VENDOR  | CFG 1 | CFG 0 |
|---------|-------|-------|
| HYNIX   | 0     | 0     |
| SAMSUNG | 1     | 0     |
| MICRON  | 0     | 1     |
| ELPIDA  | 1     | 1     |

| SIZE    | CFG 3 | CFG 2 |
|---------|-------|-------|
| 2GB     | 0     | 0     |
| 4GB QDP | 0     | 1     |
| 4GB DDP | 1     | 0     |
| 8GB     | 1     | 1     |

SSD Configs

| BOM GROUP      | BOM OPTIONS                                    |
|----------------|--|
| SSD:128GB      | NAND:64GB,CAPACITY1                            |
| SSD:256GB      | NAND:128GB,CAPACITY0,CAPACITY1                 |
| SSD:512GB      | NAND:256GB,CAPACITY2                           |
| SSD:256GB_SAND | NAND:128GB_SAND,CAPACITY0,CAPACITY1,SANDISK_1Y |
| SSD:512GB_SAND | NAND:256GB_SAND,CAPACITY2,SANDISK_1Y           |

SSD Parts

| PART NUMBER | QTY | DESCRIPTION                             | REFERENCE DES  | CRITICAL | BOM OPTION      |
|-------------|-----|---|----------------|----------|-----------------|
| 337S00175   | 1   | IC,S3-X,B0                              | U8600          | CRITICAL | S3X:B0          |
| 333S00017   | 1   | IC,LPDDR3-1600,128MX8,1.8V,25NM,276 POP | U8600_POP_DRAM | CRITICAL | SSDRAM:4GBIT    |
| 335S1030    | 2   | NAND,TOG DDR2,2CH,64GB,1YNM,3.3V,LGA60  | U9100,U9120    | CRITICAL | NAND:64GB       |
| 335S00050   | 2   | NAND,TOG DDR2,2CH,128GB,1YNM,3.3V,LGA60 | U9100,U9120    | CRITICAL | NAND:128GB      |
| 335S00051   | 2   | NAND,TOG DDR2,2CH,256GB,1YNM,3.3V,LGA60 | U9100,U9120    | CRITICAL | NAND:256GB      |
| 335S00121   | 2   | NAND,TOG DDR2,2CH,128GB,1YNM,3.3V,LGA60 | U9100,U9120    | CRITICAL | NAND:128GB_SAND |
| 335S00122   | 2   | NAND,TOG DDR2,2CH,256GB,1YNM,3.3V,LGA60 | U9100,U9120    | CRITICAL | NAND:256GB_SAND |


Module Parts

| PART NUMBER | QTY | DESCRIPTION                             | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 353S00060   | 1   | IC,CD3215,USB PWR SWITCH,A1,6X6MM,BGA96 | U3100         | CRITICAL | UPC:A1     |
| 338S00168   | 1   | IC,PMU,P650839A0D,7X7MM,BGA168          | U7800         | CRITICAL | PMIC:A0D   |

Board IDs

| BOM GROUP    | BOM OPTIONS |
|--------------|-------------|
| BUILD:PROTO1 | BOARDID0_L  |
| BUILD:CBB    | BOARDID1_L  |

Board ID should start all-high (first build), and each new build increment stuffing in a binary fashion (ID0 is the LSB). IDX is high if not set low in the BOM table.

|   |                |                      |          |
|---|----------------|----------------------|----------|
| SYNC_MASTER=X260_ERIC   |                | SYNC_DATE=06/09/2015 |          |
| PAGE TITLE  |                |                      |          |
| <b>BOM Configuration [2]</b>  |                |                      |          |
| <br>Apple Inc.   | DRAWING NUMBER | <SCH_NUM>            | SIZE     |
|   | REVISION       | <E4LABEL>            | D        |
| NOTICE OF PROPRIETARY PROPERTY:   |                | BRANCH               |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>I NOT TO REPRODUCE OR COPY IT<br>I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | <BRANCH>             |          |
|   |                | PAGE                 | 2 OF 130 |
|   |                | SHEET                | 2 OF 67  |

8

7

6

5

4

3

2

1

Top level BOM Variants

| BOM NUMBER | BOM NAME  | BOM OPTIONS  |
|------------|---|--|
| 639-6664   | PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,SSD:256GB,WIFI:FCC       |
| 639-6665   | PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,SSD:512GB,WIFI:FCC       |
| 639-6666   | PCBA,MLB,1.3GHZ,HY 8GB,TOSH 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:HYN_8GB,SSD:256GB,WIFI:FCC       |
| 639-6667   | PCBA,MLB,1.3GHZ,HY 8GB,TOSH 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:HYN_8GB,SSD:512GB,WIFI:FCC       |
| 639-6668   | PCBA,MLB,1.3GHZ,SA 8GB,TOSH 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:SAM_8GB,SSD:256GB,WIFI:FCC       |
| 639-6669   | PCBA,MLB,1.3GHZ,SA 8GB,TOSH 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:SAM_8GB,SSD:512GB,WIFI:FCC       |
| 639-6670   | PCBA,MLB,1.1GHZ,HY 8GB,TOSH 128G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.1GHZ,DRAM:HYN_8GB,SSD:128GB,WIFI:FCC       |
| 639-6671   | PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI ETSI,X260 | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,SSD:256GB,WIFI:ETSI      |
| 639-6672   | PCBA,MLB,1.2GHZ,SA 8GB,TOSH 512G,WIFI APAC,X260 | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:SAM_8GB,SSD:512GB,WIFI:APAC      |
| 639-6673   | PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI ETSI,X260 | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,SSD:256GB_SAND,WIFI:ETSI |
| 639-6674   | PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,SSD:256GB_SAND,WIFI:FCC  |
| 639-6675   | PCBA,MLB,1.3GHZ,SA 8GB,SAND 512G,WIFI APAC,X260 | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:SAM_8GB,SSD:512GB_SAND,WIFI:APAC |
| 639-6676   | PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,SSD:256GB_SAND,WIFI:FCC  |
| 639-6677   | PCBA,MLB,1.3GHZ,SA 8GB,SAND 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:SAM_8GB,SSD:512GB_SAND,WIFI:FCC  |
| 639-6678   | PCBA,MLB,1.3GHZ,HY 8GB,SAND 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:HYN_8GB,SSD:512GB_SAND,WIFI:FCC  |
| 639-6679   | PCBA,MLB,1.2GHZ,HY 8GB,SAND 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:HYN_8GB,SSD:512GB_SAND,WIFI:FCC  |
| 639-6680   | PCBA,MLB,1.1GHZ,HY 8GB,TOSH 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.1GHZ,DRAM:HYN_8GB,SSD:512GB,WIFI:FCC       |
| 639-6681   | PCBA,MLB,1.2GHZ,HY 8GB,TOSH 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:HYN_8GB,SSD:256GB,WIFI:FCC       |
| 639-6682   | PCBA,MLB,1.2GHZ,SA 8GB,SAND 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:SAM_8GB,SSD:256GB_SAND,WIFI:FCC  |
| 639-6683   | PCBA,MLB,1.3GHZ,SA 8GB,SAND 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:SAM_8GB,SSD:256GB_SAND,WIFI:FCC  |
| 639-6684   | PCBA,MLB,1.1GHZ,SA 8GB,SAND 512G,WIFI ETSI,X260 | ALTERNATE,CMN,CPU:1.1GHZ,DRAM:SAM_8GB,SSD:512GB_SAND,WIFI:ETSI |
| 639-6685   | PCBA,MLB,1.2GHZ,SA 8GB,SAND 256G,WIFI IND,X260  | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:SAM_8GB,SSD:256GB_SAND,WIFI:IND  |
| 639-6686   | PCBA,MLB,1.3GHZ,HY 8GB,TOSH 128G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:HYN_8GB,SSD:128GB,WIFI:FCC       |
| 639-6687   | PCBA,MLB,1.1GHZ,SA 8GB,TOSH 128G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.1GHZ,DRAM:SAM_8GB,SSD:128GB,WIFI:FCC       |
| 639-6688   | PCBA,MLB,1.1GHZ,HY 8GB,TOSH 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.1GHZ,DRAM:HYN_8GB,SSD:256GB,WIFI:FCC       |
| 639-6689   | PCBA,MLB,1.1GHZ,SA 8GB,SAND 256G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.1GHZ,DRAM:SAM_8GB,SSD:256GB_SAND,WIFI:FCC  |
| 639-6690   | PCBA,MLB,1.1GHZ,SA 8GB,SAND 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.1GHZ,DRAM:SAM_8GB,SSD:512GB_SAND,WIFI:FCC  |
| 639-6691   | PCBA,MLB,1.2GHZ,HY 8GB,TOSH 128G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:HYN_8GB,SSD:128GB,WIFI:FCC       |
| 639-6692   | PCBA,MLB,1.2GHZ,SA 8GB,TOSH 128G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:SAM_8GB,SSD:128GB,WIFI:FCC       |
| 639-6693   | PCBA,MLB,1.2GHZ,SA 8GB,TOSH 512G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.2GHZ,DRAM:SAM_8GB,SSD:512GB,WIFI:FCC       |
| 639-6694   | PCBA,MLB,1.3GHZ,SA 8GB,TOSH 128G,WIFI FCC,X260  | ALTERNATE,CMN,CPU:1.3GHZ,DRAM:SAM_8GB,SSD:128GB,WIFI:FCC       |

Partial & development BOMs

| BOM NUMBER | BOM NAME                                       | BOM OPTIONS  |
|------------|--|--|
| 685-00073  | CMN PTS,PCBA,MLB,X260                          | MLB_COMMON   |
| 939-01879  | PCBA,MLB,NO CPU,SA 8GB,TOSH 512G,WIFI FCC,X260 | ALTERNATE,CMN,DRAM:SAM_8GB,SSD:512GB,WIFI:FCC      |
| 939-01880  | PCBA,MLB,NO CPU,SA 8GB,SAND 512G,WIFI FCC,X260 | ALTERNATE,CMN,DRAM:SAM_8GB,SSD:512GB_SAND,WIFI:FCC |

BOM Groups

| BOM GROUP     | BOM OPTIONS                               |
|---------------|---|
| MLB_PROGPARTS | BOOTROM:PROG,BT:PROG,SMC:PROG,UPCROM:PROG |

Common BOM

| PART NUMBER | QTY | DESCRIPTION           | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------------|---------------|----------|------------|
| 685-00073   | 1   | CMN PTS,PCBA,MLB,X260 | CMNPTS        | CRITICAL | CMN        |

Programmable Parts

| PART NUMBER | QTY | DESCRIPTION                      | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------------------------|---------------|----------|------------|
| 341S00345   | 1   | BT ROM (VXX) PROT00,X260         | U3770         | CRITICAL | BT:PROG    |
| 341S00346   | 1   | WIFI ROM (FXXXX) PROT00,W1,X260  | U3780         | CRITICAL | WIFI:FCC   |
| 341S00347   | 1   | WIFI ROM (FXXXX) PROT00,W2,X260  | U3780         | CRITICAL | WIFI:ETSI  |
| 341S00348   | 1   | WIFI ROM (FXXXX) PROT00,W3,X260  | U3780         | CRITICAL | WIFI:APAC  |
| 341S00349   | 1   | WIFI ROM (FXXXX) PROT00,IND,X260 | U3780         | CRITICAL | WIFI:IND   |

SYNC\_MASTER=J43\_MLB SYNC\_DATE=10/24/2012  
PAGE TITLE

**X260 BOM Variants**

|  |                             |           |
|--|-----------------------------|-----------|
|  | DRAWING NUMBER<br><SCH_NUM> | SIZE<br>D |
|  | REVISION<br><E4LABEL>       |           |
|  | BRANCH<br><BRANCH>          |           |
|  | PAGE<br>3 OF 130            |           |
|  | SHEET<br>3 OF 67            |           |

**NOTICE OF PROPRIETARY PROPERTY:**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

8

7

6

5


4

3

2


1

### WIFI EMI CAN




| PART NUMBER | QTY | DESCRIPTION       | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------|---------------|----------|------------|
| 806-7064    | 1   | CAN,EMI,WIFI,X261 | SH0400        | CRITICAL |            |

### DRAM EMI CAN




| PART NUMBER | QTY | DESCRIPTION       | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------|---------------|----------|------------|
| 806-04848   | 1   | CAN,EMI,DRAM,X260 | SH0402        | CRITICAL |            |

### SSD EMI CANS




| PART NUMBER | QTY | DESCRIPTION                   | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------|---------------|----------|------------|
| 806-00889   | 1   | FENCE,EMI,SSD,TOP,X261        | SH0403        | CRITICAL |            |
| 870-00878   | 1   | TAPE,CONDUCTIVE,SSD,REEL,X261 | SSD_TAPE_TOP  | CRITICAL |            |




| PART NUMBER | QTY | DESCRIPTION                   | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------|---------------|----------|------------|
| 806-05622   | 1   | FENCE,EMI,SSD,BTM,X260        | SH0404        | CRITICAL |            |
| 870-01557   | 1   | TAPE,CONDUCTIVE,SSD,REEL,X260 | SSD_TAPE_BTM  | CRITICAL |            |

### CPU Heat Spreader Bosses



### USB-C BTB Connector Boss



| PART NUMBER | QTY | DESCRIPTION         | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------|---------------|----------|------------|
| 870-00998   | 1   | MYLAR,SHIM,MLB,X261 | MYLAR_SHIM    | CRITICAL |            |

|   |                |                      |          |
|---|----------------|----------------------|----------|
| SYNC_MASTER=J43_MLB   |                | SYNC_DATE=10/24/2012 |          |
| PAGE TITLE  |                |                      |          |
| <b>PD PARTS</b>   |                |                      |          |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE     |
|   | REVISION       | <E4LABEL>            | D        |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | BRANCH               | <BRANCH> |
|   |                | PAGE                 | 4 OF 130 |
|   |                | SHEET                | 4 OF 67  |

CRITICAL OMIT\_TABLE

U0500 SKL-Y-ULX BGA SKL-Y SYM 1 OF 20 DISPLAY



DDI Port Assignments:

USBC Sink 0

USBC Sink 1

EDP Port Assignment:

Internal panel




'Ridge systems: GPP\_E18: JTAG\_TBT\_X\_TMS GPP\_E20: JTAG\_TBT\_T\_TMS



| Part  | Value | Pin | Label               | Pin  |
|-------|-------|-----|---------------------|------|
| R0510 | 10K   | 1   | PCH_UPC_XA_SWD_CLK  | 5 23 |
| R0512 | 10K   | 1   | PCH_UPC_XA_SWD_DATA | 5 23 |
| R0515 | 100K  | 1   | TBT_POC_RESET       | 5 64 |
| R0580 | 100K  | 1   | DP_DDI1_HPD         | 5 19 |
| R0581 | 100K  | 1   | DP_DDI2_HPD         | 5 64 |
| R0583 | 10K   | 1   | JTAG_ISP_TDO        | 5 64 |
| R0584 | 100K  | 1   | DP_INT_HPD          | 5 53 |
| R0590 | 100K  | 1   | EDP_BKLT_EN         | 5 52 |
| R0591 | 100K  | 1   | EDP_PANEL_PWR       | 5 53 |

BOM\_COST\_GROUP=CPU & CHIPSET

|   |  |                      |          |
|---|--|----------------------|----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=05/11/2015 |          |
| PAGE TITLE  |  |                      |          |
| <b>CPU GFX</b>  |  |                      |          |
|   |  | DRAWING NUMBER       | SIZE     |
|   |  | <SCH_NUM>            | D        |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |          |
|   |  | <E4LABEL>            |          |
|   |  | BRANCH               |          |
|   |  | <BRANCH>             |          |
|   |  | PAGE                 | 5 OF 130 |
|   |  | SHEET                | 5 OF 67  |




PLACE\_NEAR=U0500.BN17.2.540mm  
 PLACE\_NEAR=U0500.BP16.2.54mm





BOM\_COST\_GROUP=CPU & CHIPSET

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=05/11/2015 |           |
| PAGE TITLE  |  |                      |           |
| <b>CPU Misc/JTAG/CFG/RSVD</b>   |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.  |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | <E4LABEL> |
|   |  | BRANCH               | <BRANCH>  |
|   |  | PAGE                 | 6 OF 130  |
|   |  | SHEET                | 6 OF 67   |





CRITICAL OMIT\_TABLE

U0500 SKL-Y-ULX BGA SKL-Y SYM 2 OF 20 DDR CH - A



CRITICAL OMIT\_TABLE

U0500 SKL-Y-ULX BGA SKL-Y SYM 3 OF 20 DDR CH - B



PLACE\_NEAR=U0500:BC84:12.7mm PLACE\_NEAR=U0500:BF84:12.7mm PLACE\_NEAR=U0500:BF84:12.7mm

SYNC\_MASTER=DEVMLB SYNC\_DATE=04/14/2015

### CPU LPDDR3 Interface

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

|                |           |      |   |
|----------------|-----------|------|---|
| DRAWING NUMBER | <SCH_NUM> | SIZE | D |
| REVISION       | <E4LABEL> |      |   |
| BRANCH         | <BRANCH>  |      |   |
| PAGE           | 7 OF 130  |      |   |
| SHEET          | 7 OF 67   |      |   |

D

D

C


C

B

B

A

A



|                    |  |                      |      |
|--------------------|--|----------------------|------|
| SYNC_MASTER=DEVMLB |  | SYNC_DATE=05/11/2015 |      |
| PAGE TITLE         |  |                      |      |
|                    |  | DRAWING NUMBER       | SIZE |
|                    |  | <SCH_NUM>            | D    |
| REVISION           |  | <E4LABEL>            |      |
| BRANCH             |  | <BRANCH>             |      |
| PAGE               |  | 8 OF 130             |      |
| SHEET              |  | 8 OF 67              |      |

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


BOM\_COST\_GROUP=CPU & CHIPSET



SPT-LP current estimates from Sunrise Point-LP PCH EDS vol 1, doc #545659, vl.2.  
VCCAMPHYPLL\_1P0 and VCCPRIM\_1P0 / VCCPRIM\_3P3 breakdowns from Srimi\_email 4/13/15

NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.


CRITICAL OMIT\_TABLE




BOM\_COST\_GROUP=CPU & CHIPSET

|   |                |                      |          |
|---|----------------|----------------------|----------|
| SYNC_MASTER=DEVMLB  |                | SYNC_DATE=05/11/2015 |          |
| PAGE TITLE  |                |                      |          |
| <b>PCH Power</b>  |                |                      |          |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE     |
|   | REVISION       | <E4LABEL>            | D        |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | BRANCH               | <BRANCH> |
|   |                | PAGE                 | 9 OF 130 |
|   |                | SHEET                | 9 OF 67  |
|   |                |                      |          |


CRITICAL OMIT\_TABLE



CRITICAL OMIT\_TABLE



CRITICAL OMIT\_TABLE



BOM\_COST\_GROUP=CPU & CHIPSET


|  |  |                      |           |
|--|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB   |  | SYNC_DATE=04/14/2015 |           |
| PAGE TITLE   |  |                      |           |
|  |  | DRAWING NUMBER       | SIZE      |
|  |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br><small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br/>         I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br/>         II NOT TO REPRODUCE OR COPY IT<br/>         III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br/>         IV ALL RIGHTS RESERVED</small> |  | REVISION             |           |
|  |  | <E4LABEL>            |           |
|  |  | BRANCH               |           |
|  |  | <BRANCH>             |           |
|  |  | PAGE                 | 10 OF 130 |
|  |  | SHEET                | 10 OF 67  |



All Intel recommendations from Intel doc #543016 Skylake U and Y Platform Design Guide Rev 1.3 unless stated otherwise  
 Intel's placeholders are no longer required per 4/20/15 email from Srin


### CPU GT Decoupling

Intel recommendation (Table 52-2): 12x 0.1uF 0201 STUFF, 2x 1uF 0402, 2x 10uF 0402 NO STUFF, 9x 47uF 6.3V 0805  
 Apple implementation : 12x 0.1uF 0201 STUFF (20x NO STUFF), 2x 1uF 0201, 16x 20uF 0402, 2x 270uF 2V B2




### CPU VDDQ DECOUPLING


Intel recommendation (Table 52-2): 18x 0.1uF 0201  
 Apple implementation : 18x 0.1uF 0201




CPU VCCST BYPASS  
 (CPU 1.0V SUSTAIN PWR)  
 PPIV\_S3




CPU VCCSTG BYPASS  
 (CPU 1.0V SUSTAIN GATED PWR)  
 PPIV\_S0SW



CPU VCCPLL OC BYPASS  
 (CPU 1.2V PLL PWR)  
 PPIV2\_S0SW




CPU VCCPLL BYPASS  
 (CPU 1.0V DIGITAL PLL PWR)  
 PPIV\_S3



NOTE: Bypass calcs based on 0.1mm trace width with worst case stackup and 500pH added for power/ground via pair.

BOM\_COST\_GROUP=CPU & CHIPSET

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=05/06/2015 |           |
| PAGE TITLE  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 12 OF 130 |
|   |  | SHEET                | 12 OF 67  |




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=05/11/2015 |           |
| PAGE TITLE  |  |                      |           |
| <b>PCH Decoupling</b>   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               | <E4LABEL> |
|   |  | PAGE                 | <BRANCH>  |
|   |  | SHEET                | 13 OF 130 |
|   |  |                      | 13 OF 67  |

BOM\_COST\_GROUP=CPU & CHIPSET


D

D




C

C



B

B



A

A

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=05/11/2015 |           |
| PAGE TITLE  |  |                      |           |
| <b>PCH Audio/LPC/SPI/SMBus</b>  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                      |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  |                      |           |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |
|   |  | PAGE                 | 14 OF 130 |
|   |  | SHEET                | 14 OF 67  |

D

D

C



C

B

B

A

A



SYNC\_MASTER=X260\_ERIC SYNC\_DATE=06/04/2015

PAGE TITLE

### PCH Power Management

Apple Inc.

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 15 OF 130      |      |
| SHEET          |      |
| 15 OF 67       |      |

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=CPU & CHIPSET

PCIe Port Assignments:

SSD lane 0

SSD lane 1

SSD lane 2

SSD lane 3

Reserved: Thunderbolt A lane 0


Reserved: Thunderbolt A lane 1

Reserved: Thunderbolt B lane 0

Reserved: Thunderbolt B lane 1

Airport

Camera



PLACE\_NEAR=U0500.B10:2.54mm





TP\_XDP\_CPU\_PRDY\_L

TP\_XDP\_CPU\_PREQ\_L

SMC\_RUNTIME\_SCI\_L

CRITICAL OMIT TABLE

U0500 SKL-Y-ULX BGA SKL-Y SYM 8 OF 20



USB3 Port Assignments:

Ext A (SS, DCI)

Ext B (SS)

Ext C (SS)

Ext D (SS)

USB Port Assignments:

Ext A (LS/FS/HS)


Ext D (LS/FS/HS)

Unused

Ext C (LS/FS/HS)

Unused

Ext B (LS/FS/HS)



TP\_USB\_7N

TP\_USB\_7P

TP\_USB\_7M

TP\_USB\_7B

TP\_USB\_7G

TP\_USB\_7R

TP\_USB\_7L

TP\_USB\_7C

TP\_USB\_7K

TP\_USB\_7J

TP\_USB\_7H

TP\_USB\_7F

TP\_USB\_7E

TP\_USB\_7D

TP\_USB\_7A

TP\_USB\_7P

TP\_USB\_7M

TP\_USB\_7B

TP\_USB\_7G

TP\_USB\_7R

TP\_USB\_7L

TP\_USB\_7C

TP\_USB\_7K

TP\_USB\_7J

TP\_USB\_7H

TP\_USB\_7F

TP\_USB\_7E

TP\_USB\_7D

TP\_USB\_7A

TP\_USB\_7P

TP\_USB\_7M

TP\_USB\_7B

TP\_USB\_7G

TP\_USB\_7R

TP\_USB\_7L

TP\_USB\_7C

TP\_USB\_7K

TP\_USB\_7J

TP\_USB\_7H

TP\_USB\_7F





TP\_USB\_7E

TP\_USB\_7D

TP\_USB\_7A

CRITICAL OMIT TABLE

U0500 SKL-Y-ULX BGA SKL-Y SYM 10 OF 20 CLOCK SIGNALS



TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

TP\_ITPXD\_CLK100M

TP\_ITPXD\_CLK100P

D

D

C

C

B

B

A

A

SYNC\_MASTER=DEVMLB SYNC\_DATE=05/11/2015

PAGE TITLE

### PCH PCIe/USB/CLK

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 16 OF 130

SHEET: 16 OF 67


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=CPU & CHIPSET






### System 32kHz / 12MHz / 24MHz Clock Generator




### PCH ME Disable Strap



PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. \*\*\*\*\* Circuit does not support HDA voltage >3.3V.


### PCIe Wake Muxing




|   |   |
|---|---|
| Chipset Support 1   |   |
| Apple Inc.  | DRAWING NUMBER<br><SCH_NUM><br>SIZE<br>D  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED | REVISION<br><E4LABEL><br>BRANCH<br><BRANCH><br>PAGE<br>19 OF 130<br>SHEET<br>18 OF 67 |

### Platform Reset Connections


Unbuffered




### PCH 24MHz VIOE Options




### DP DDP Straps



### HPD S0 Isolation




### LPDDR3 Alias Support



|   |                |                      |           |
|---|----------------|----------------------|-----------|
| SYNC_MASTER=X260_ERIC   |                | SYNC_DATE=06/09/2015 |           |
| PAGE TITLE  |                |                      |           |
| <b>Project Chipset Support</b>  |                |                      |           |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE      |
|   | REVISION       | <E4LABEL>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | BRANCH               | <BRANCH>  |
|   |                | PAGE                 | 20 OF 130 |
|   |                | SHEET                | 19 OF 67  |

# CPU-Based Margining

## Vref Dividers



|   |                |                      |           |
|---|----------------|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |                | SYNC_DATE=04/14/2015 |           |
| PAGE TITLE  |                |                      |           |
| <b>LPDDR3 VREF MARGINING</b>  |                |                      |           |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE      |
|   | REVISION       | <E4LABEL>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | BRANCH               | <BRANCH>  |
|   |                | PAGE                 | 22 OF 130 |
|   |                | SHEET                | 20 OF 67  |

D

C

B




A

D

C

B

A



SYNC\_MASTER=DEVMLB SYNC\_DATE=04/14/2015

PAGE TITLE LPDDR3 DRAM Channel A (0-63)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

|                |           |      |   |
|----------------|-----------|------|---|
| DRAWING NUMBER | 243       | SIZE | D |
| REVISION       | <SCH_NUM> |      |   |
| BRANCH         | <E4LABEL> |      |   |
| PAGE           | <BRANCH>  |      |   |
| SHEET          | 23 OF 130 |      |   |
|                | 21 OF 67  |      |   |

D

C

B



A

D

C


B

A




|   |                |                      |      |
|---|----------------|----------------------|------|
| SYNC_MASTER=DEVMLB  |                | SYNC_DATE=04/14/2015 |      |
| PAGE TITLE  |                |                      |      |
| <b>LPDDR3 DRAM Channel B (0-63)</b>   |                |                      |      |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE |
|   | REVISION       | <E4LABEL>            | D    |
| NOTICE OF PROPRIETARY PROPERTY:   |                |                      |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |                |                      |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |                |                      |      |
| II NOT TO REPRODUCE OR COPY IT  |                |                      |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |                |                      |      |
| IV ALL RIGHTS RESERVED  |                |                      |      |
| BRANCH  | <BRANCH>       |                      |      |
| PAGE  | 25 OF 130      |                      |      |
| SHEET   | 22 OF 67       |                      |      |


### 'Ridge-less Support




### DP Support




### USB Support




### Dead Battery Support




### Debug Support



### Port Controller ROM




X260 DEV: SOIC 998-02804  
 X260 POR: CSP 335S00084  
 REFERENCE: USON 998-01174




Place series R at T with dev debug header  
 Characterize series R on P0 Dev, hopefully remove for P0 POR

### Single Port Support




### Bring Up Support




VIN\_3V3 power currently required to drive POWER\_GATE\_EN high. Future OTP update may enable usage of 3V3\_G3H instead.


### High Speed Mux Support



### Bansuri Support




### Other Support



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=X260_ERIC   |  | SYNC_DATE=06/04/2015 |           |
| PAGE TITLE  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | <E4LABEL> |
|   |  | BRANCH               | <BRANCH>  |
|   |  | PAGE                 | 30 OF 130 |
|   |  | SHEET                | 23 OF 67  |

# PRIMARY ACE USB-C PORT CONTROLLER (UPC)



TESTPOINTS MUST BE PRESENT FOR GPIO0, GPIO1 (EVEN IN PRODUCTION)

USE GPIO2 FOR USB-C ANALOG AUDIO SUPPORT ON DESIGNS WITHOUT AN AUDIO JACK CONNECTOR

USE GPIO3 FOR POWER\_GATE\_EN ON BANGSURI DESIGNS

GND I2C ADDR PRIMARY ONLY

REAR PORT: CONNECT UPC SPI TO ROM FRONT PORT: GROUND UPC SPI


SUGGESTION:  
 DEBUG1 = SMC DEBUGPRT TX L (M030)  
 DEBUG2 = SMC DEBUGPRT RX L (M030)  
 DEBUG3 = DIG\_AUD\_XA\_P (DIGITAL AUDIO)  
 DEBUG4 = DIG\_AUD\_XA\_N (DIGITAL AUDIO)

PIN D6 IS UNDOCUMENTED RESET CAN GROUND PIN D6 IN PRODUCTION

BOM\_COST\_GROUP=USB-C

|   |  |                      |            |
|---|--|----------------------|------------|
| SYMC_PARTN=K216_EBIC  |  | SYMC_DATE=04/04/2015 |            |
| PAGE TITLE  |  |                      |            |
|   |  | DRAWING NUMBER       | SIZE       |
|   |  | <SCH_NUM>            | D          |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | <E4 LABEL> |
|   |  | BRANCH               | <BRANCH>   |
|   |  | PAGE                 | 31 OF 130  |
|   |  | SHEET                | 24 OF 67   |





| PART NUMBER | QTY | DESCRIPTION                              | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 131S0259    | 1   | CAP, 7PF, +/-0.1PF, 16V, 01005           | R3714         | CRITICAL |            |
| 152S1742    | 1   | IND, FILM, 1.6NH, +/-0.1NH, 200MA, 01005 | C3721         | CRITICAL |            |
| 152S1544    | 1   | IND, FILM, 0.4NH, +/-0.1NH, 270MA, 01005 | R3712         | CRITICAL |            |
| 152S1564    | 1   | IND, FILM, 2.4NH, +/-0.1NH, 200MA, 01005 | R3724         | CRITICAL |            |
| 152S1720    | 1   | IND, FILM, 1.8NH, +/-0.1NH, 270MA, 01005 | C3724         | CRITICAL |            |

SYNC\_MASTER=DEVMLB SYNC\_DATE=07/20/2015  
PAGE TITLE


### WIFI/BT MODULE [37]

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 37 OF 130      |      |
| SHEET          |      |
| 25 OF 67       |      |

# BT UART Isolation



|   |                |                      |           |
|---|----------------|----------------------|-----------|
| SYNC_MASTER=J92_DEVMLB  |                | SYNC_DATE=05/13/2015 |           |
| PAGE TITLE  |                |                      |           |
| <b>WIFI/BT Support</b>  |                |                      |           |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE      |
|   | REVISION       | <E4LABEL>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | BRANCH               | <BRANCH>  |
|   |                | PAGE                 | 38 OF 130 |
|   |                | SHEET                | 26 OF 67  |
|   |                |                      |           |



Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 39 OF 130      |      |
| SHEET          |      |
| 27 OF 67       |      |

D

C

B



A

D


C

B

A




**CAMERA SENSOR**



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=X260_KUMAR  |  | SYNC_DATE=06/16/2015 |           |
| PAGE TITLE  |  |                      |           |
| <b>Camera 2 of 2</b>  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 40 OF 130 |
|   |  | SHEET                | 28 OF 67  |

# IPD ZIF CONNECTOR

Bottom side contacts used  
Pinout reversed from flex



D

D

C

C

B


B

A

A

BYPASS=J4801.20:1.5MM  
 BYPASS=J4801.22:1.5MM  
 BYPASS=J4801.26:1.5MM


SMC\_LSOC\_RST 29 41  
 SMC\_ONOFF\_L 29 30 31 32 65  
 SMC\_LID 29 30 31




|   |  |                             |           |
|---|--|-----------------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=05/11/2015        |           |
| PAGE TITLE  |  |                             |           |
| <b>Keyboard &amp; Trackpad Conn</b>   |  |                             |           |
|   |  | DRAWING NUMBER<br><SCH_NUM> | SIZE<br>D |
|   |  | REVISION<br><E4LABEL>       |           |
|   |  | BRANCH<br><BRANCH>          |           |
|   |  | PAGE<br>48 OF 130           |           |
|   |  | SHEET<br>29 OF 67           |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                             |           |




### SMC AVREF Supply






### PROCHOT/THRMTRIP Support



### PECI Support



### Top-Block Swap



|    |    |    |                    |             |       |      |   |    |               |               |
|----|----|----|--------------------|-------------|-------|------|---|----|---------------|---------------|
| 32 | 30 | 29 | SMC_PME_S4_WAKE_L  | R5166       | 100K  | 1    | 2 |    |               |               |
| 32 | 30 | 24 | SMC_PME_S4_DARK_L  | R5167       | 100K  | 1    | 2 | 5% | 17/20W MF 201 |               |
| 30 | 25 | 24 | SMC_WPT_EVENT_L    | R5168       | 100K  | 1    | 2 | 5% | 17/20W MF 201 |               |
| 46 | 30 |    | SMC_PMIC_INT_L     | R5169       | 100K  | 1    | 2 | 5% | 17/20W MF 201 |               |
| 65 | 32 | 29 | SMC_ONOFF_L        | R5170       | 10K   | 1    | 2 | 5% | 17/20W MF 201 |               |
| 32 | 30 | 29 | SMC_SENSOR_ALERT_L | R5172       | 10K   | 1    | 2 | 5% | 17/20W MF 201 |               |
| 30 | 29 |    | SMC_LID            | R5171       | 330K  | 1    | 2 | 5% | 17/20W MF 201 |               |
| 65 | 30 |    | SMC_DEBUGPRT_TX_L  | R5175       | 20K   | 1    | 2 |    |               |               |
| 65 | 30 |    | SMC_DEBUGPRT_RX_L  | R5176       | 20K   | 1    | 2 | 5% | 17/20W MF 201 |               |
| 36 | 30 |    | SMC_TMS            | R5177       | 10K   | 1    | 2 | 5% | 17/20W MF 201 |               |
| 30 |    |    | SMC_TDO            | R5178       | 10K   | 1    | 2 | 5% | 17/20W MF 201 |               |
| 30 |    |    | SMC_TDI            | R5179       | 10K   | 1    | 2 | 5% | 17/20W MF 201 |               |
| 36 | 30 |    | SMC_TCK            | R5180       | 10K   | 1    | 2 | 5% | 17/20W MF 201 |               |
| 65 | 63 | 41 | 31                 | SMC_BC_ACOK | R5187 | 100K | 1 | 2  | 5%            | 17/20W MF 201 |
| 31 | 30 |    | SMC_ADAPTER_EN     | R5185       | 100K  | 1    | 2 | 5% | 17/20W MF 201 |               |
| 31 | 30 |    | SMC_THRMTRIP       | R5186       | 10K   | 1    | 2 | 5% | 17/20W MF 201 |               |
| 30 |    |    | SMC_DELAYED_PWRGD  | R5191       | 100K  | 1    | 2 | 5% | 17/20W MF 201 |               |

SYNC\_MASTER=X260\_ERIC SYNC\_DATE=06/04/2015  
PAGE TITLE

## SMC Shared Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

|                |           |
|----------------|-----------|
| DRAWING NUMBER | SIZE      |
| <SCH_NUM>      | D         |
| REVISION       |           |
| <E4LABEL>      |           |
| BRANCH         |           |
| <BRANCH>       |           |
| PAGE           | 51 OF 130 |
| SHEET          | 31 OF 67  |

```



34 32 30 SMC_DCIN_VSENSE == SMC_DCIN_VSENSE 30 32 34
MAKE_BASE=TRUE
34 32 30 SMC_DCIN_ISENSE == SMC_DCIN_ISENSE 30 32 34
MAKE_BASE=TRUE
34 32 30 SMC_PBUS_VSENSE == SMC_PBUS_VSENSE 30 32 34
MAKE_BASE=TRUE
34 32 30 SMC_BMON_ISENSE == SMC_BMON_ISENSE 30 32 34
MAKE_BASE=TRUE
34 32 30 NC_SMC_PPBUS_TPAD_ISENSE == NC_SMC_PPBUS_TPAD_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 SMC_HS_COMPUTING_ISENSE == SMC_HS_COMPUTING_ISENSE 30 32 34
MAKE_BASE=TRUE
34 32 30 SMC_CPUVCCCORE_VSENSE == SMC_CPUVCCCORE_VSENSE 30 32 34
MAKE_BASE=TRUE
34 32 30 NC_SMC_CPUCOREVR_ISENSE == NC_SMC_CPUCOREVR_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 SMC_CPUVCCGT_VSENSE == SMC_CPUVCCGT_VSENSE 30 32 34
MAKE_BASE=TRUE
34 32 30 NC_SMC_CPUGTVR_ISENSE == NC_SMC_CPUGTVR_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_CPUSAREG_ISENSE == NC_SMC_CPUSAREG_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_1VPCHREG_ISENSE == NC_SMC_1VPCHREG_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_2V7_SSDNAND_ISENSE == NC_SMC_2V7_SSDNAND_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_P3V3SSDS5REG_ISENSE == NC_SMC_P3V3SSDS5REG_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_1V2S3REG_ISENSE == NC_SMC_1V2S3REG_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_OTHER_HI_ISENSE == NC_SMC_OTHER_HI_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_PPVCCPCOREREG_ISENSE == NC_SMC_PPVCCPCOREREG_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_PVCCIOCPUREG_ISENSE == NC_SMC_PVCCIOCPUREG_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_WLAN_ISENSE == NC_SMC_WLAN_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_LCDBKLT_ISENSE == NC_SMC_LCDBKLT_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_P1V2S3MEM_ISENSE == NC_SMC_P1V2S3MEM_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_P5V4REG_ISENSE == NC_SMC_P5V4REG_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_P3V3DSWS5_REG_ISENSE == NC_SMC_P3V3DSWS5_REG_ISENSE 30 32
MAKE_BASE=TRUE
34 32 30 NC_SMC_PANEL_ISENSE == NC_SMC_PANEL_ISENSE 30 32
MAKE_BASE=TRUE

```


```

65 34 32 SMC_SENSOR_PWR_EN == SMC_SENSOR_PWR_EN 30 32 34 65
MAKE_BASE=TRUE

```




Debug Power "Buttons"




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=X260_ERIC   |  | SYNC_DATE=06/04/2015 |           |
| PAGE TITLE  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 52 OF 130 |
|   |  | SHEET                | 32 OF 67  |




### Sunrise Point LP S0 SMBus "0" Connections




### SMC "0" SMBus S0 Connections




### SMC "5" SMBus G3H Connections




### Sunrise Point LP S0 I2C "2" Connections




### SMC "4" SMBus G3H Connections




### SMC "3" SMBus S0 Connections




### SMC "2" SMBus Connections




### Sunrise Point LP S0 "SMLink 0" Connections



### SMC S0 "1" SMBus Connections




### Sunrise Point LP S0 "SMLink 1" Connections




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=05/11/2015 |           |
| PAGE TITLE  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | <E4LABEL> |
|   |  | BRANCH               | <BRANCH>  |
| PAGE  |  | 53 OF 130            |           |
| SHEET   |  | 33 OF 67             |           |

# POR VOLTAGE / CURRENT SENSORS : TO BE USED IN PRODUCTION


VP0R: PBUS Voltage Sense Enable & Filter



VD0R: DC-In Voltage Sense Enable & Filter




IC0R : COMPUTING High Side Current Sense




Need to set gains for ULX


EMC1704 Computing High Side Gain Stage




CHARGER BMON High Side Current Sense




DC-IN (AMON) Current Sense



VC0C : CPU VCC CORE Voltage Sense




VCGC : CPU VCCGT Voltage Sense




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=07/06/2015 |           |
| PAGE TITLE  |  |                      |           |
| Voltage & Current Sensing   |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.  |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:   |  | REVISION             | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH               | <BRANCH>  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 54 OF 130 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 34 OF 67  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |

# POR THERMAL SENSORS : TO BE USED IN PRODUCTION

## CPU Proximity, Inlet ,DDR and BMON THR Sensor




## NAND Temp Sensor



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=X260_KUMAR  |  | SYNC_DATE=06/16/2015 |           |
| PAGE TITLE  |  |                      |           |
| <b>Temperature Sensing</b>  |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.  |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | <E4LABEL> |
|   |  | BRANCH               | <BRANCH>  |
|   |  | PAGE                 | 55 OF 130 |
|   |  | SHEET                | 35 OF 67  |

### SPI ROM - Combo BGA Footprint (3 vendors)


Quad-IO Mode (Mode 0 & 3) supported.  
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




### SPI+SWD SAM Connector

CRITICAL

J6100  
 DF40PC-12DP-0.4V-51  
 H-87-SM




### BootROM SPI Bus Series Termination



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=J92_DEVMLB  |  | SYNC_DATE=07/23/2013 |           |
| PAGE TITLE  |  |                      |           |
| <b>SPI+SWD Debug Connector</b>  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 61 OF 130 |
|   |  | SHEET                | 36 OF 67  |

# Left Speaker Amps

APPLE P/N 353S4265




## SPEAKER CONFIGS

| BOM GROUP | BOM OPTIONS           |
|-----------|-----------------------|
| EQ:2CH    | LCHANNEL:1,RCHANNEL:3 |
| EQ:4CH    | LCHANNEL:0,RCHANNEL:4 |

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=J92_DEVMLB  |  | SYNC_DATE=09/19/2013 |           |
| PAGE TITLE  |  |                      |           |
| <b>AUDIO Left Speaker Amps</b>  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 63 OF 130 |
|   |  | SHEET                | 37 OF 67  |

# Right Speaker Amps

APPLE P/N 353S4265



|  |                |                      |           |
|--|----------------|----------------------|-----------|
| SYNC_MASTER=J92_DEVMLB   |                | SYNC_DATE=09/19/2013 |           |
| PAGE TITLE   |                |                      |           |
| AUDIO Right Speaker Amps   |                |                      |           |
|  | DRAWING NUMBER | <SCH_NUM>            | SIZE      |
|  | REVISION       | <E4LABEL>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:  |                | BRANCH               | <BRANCH>  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | PAGE                 | 64 OF 130 |
|  |                | SHEET                | 38 OF 67  |

CODEC OUTPUT SIGNAL PATHS

| FUNCTION    | VOLUME   | CONVERTER | PIN COMPLEX | MUTE CONTROL | DET ASSIGNMENT |
|-------------|----------|-----------|-------------|--------------|----------------|
| HP/LINE OUT | 0X02 (2) | 0X02 (2)  | 0X09 (9,A)  |              | 0X09 (A)       |
| SPEAKERS    | 0X04 (4) | 0X04 (4)  | 0X0B (11)   | GPIO_3       | N/A            |


CODEC INPUT SIGNAL PATHS

| FUNCTION     | CONVERTER | PIN COMPLEX          | VREF           | DET ASSIGNMENT |
|--------------|-----------|----------------------|----------------|----------------|
| BUILT-IN MIC | 0X06 (6)  | 0X0D (13,B,RIGHT)    | MIC_BIAS (80%) | N/A            |
| HEADSET MIC  | 0X06 (6)  | 0X0D (13,V22,B,LEFT) | MIKEY          | MIKEY          |



SOUTHBRIDGE RESOURCE/PIN ALLOCATIONS

| FUNCTION                     | NET NAME                 | SB GPIO/INT |
|------------------------------|--------------------------|-------------|
| PERIPHERAL/EXTRACTION DETECT | AUD_IP_PERIPHERAL_DETECT | GPIO 3      |
| MIKEY INTERRUPT              | AUD_I2C_INT_L            | GPIO 5      |
| MIKEY ENABLE                 | AUD_IPHS_SWITCH_EN       | GPIO 16     |
| MIKEY I2C BUS                | I2C_MIKEY_SDA/SCL        | PCH SMBUS 0 |

LEFT SPEAKER CONN





RIGHT SPEAKER CONN



RIO FLEX CONN

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=CARA_J92  |  | SYNC_DATE=04/17/2014 |           |
| PAGE TITLE  |  |                      |           |
| <b>AUDIO CONNECTORS</b>   |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 67 OF 130 |
|   |  | SHEET                | 39 OF 67  |


### 3.3V G3H VR - Bansuri




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=(J41_MLB)   |  | SYNC_DATE=03/16/2015 |           |
| PAGE TITLE  |  |                      |           |
| Battery Connector & 3.3V G3Hot  |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.  |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:   |  | REVISION             | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH               | <BRANCH>  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 69 OF 130 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 40 OF 67  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |



# Charger PMIC - Bansuri





|   |  |                               |  |
|---|--|-------------------------------|--|
| SYNC_MASTER=DEVNLS  |  | SYNC_DATE=07/06/2015          |  |
| PAGE TITLE  |  |                               |  |
|   |  | <b>CPU IMVP8 Regulator IC</b> |  |
| DRAWING NUMBER  |  | SIZE                          |  |
| <SCH_NUM>   |  | D                             |  |
| REVISION  |  | REVISION                      |  |
| <E4LABEL>   |  | <BRANCH>                      |  |
| BRANCH  |  | PAGE                          |  |
| <BRANCH>  |  | 71 OF 130                     |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | SHEET                         |  |
|   |  | 42 OF 67                      |  |

Note:Vcore design requires 4x POSCAPS  
3x shared from other VRs

### Phase 1

### CPU VCore

### Phase 2

### CPU VCCSA

Vout = 1.50V max  
24A max load  
f = 750kHz

Vout = 1.05V max  
4.1A max load  
f = 750kHz

|  |  |                      |           |
|--|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB   |  | SYNC_DATE=05/19/2015 |           |
| PAGE TITLE   |  |                      |           |
| CPU VCore/VccSA Power Stage  |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>I NOT TO REPRODUCE OR COPY IT<br>I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IN ALL RIGHTS RESERVED |  | REVISION             | <E4LABEL> |
|  |  | BRANCH               | <BRANCH>  |
|  |  | PAGE                 | 72 OF 130 |
|  |  | SHEET                | 43 OF 67  |

D

D

C


C

B

B


A

A



Vout = 1.50V max  
24A max load  
f = 750kHz

|   |                |                      |           |
|---|----------------|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |                | SYNC_DATE=05/11/2015 |           |
| PAGE TITLE  |                |                      |           |
| <b>CPU VccGT Power Stage</b>  |                |                      |           |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE      |
|   | REVISION       | <E4LABEL>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | BRANCH               | <BRANCH>  |
|   |                | PAGE                 | 74 OF 130 |
|   |                | SHEET                | 44 OF 67  |
|   |                |                      |           |



|           |           |           |
|-----------|-----------|-----------|
| NO STUFF  | NO STUFF  | NO STUFF  |
| CRITICAL  | CRITICAL  | CRITICAL  |
| C7657     | C7656     | C7655     |
| 47UF      | 47UF      | 47UF      |
| 20V       | 20V       | 20V       |
| POLY-TANT | POLY-TANT | POLY-TANT |
| 0805      | 0805      | 0805      |

SYNC\_MASTER=J92\_MLB SYNC\_DATE=03/20/2015  
PAGE TITLE


### 5V & 3.3V Power Supplies

Apple Inc.

|                |           |
|----------------|-----------|
| DRAWING NUMBER | SIZE      |
| <SCH_NUM>      | D         |
| REVISION       |           |
| <E4LABEL>      |           |
| BRANCH         |           |
| <BRANCH>       |           |
| PAGE           | 76 OF 130 |
| SHEET          | 45 OF 67  |


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

# BANJO - PMIC Control




|                |  |                        |           |
|----------------|--|------------------------|-----------|
| PAGE TITLE     |  | PMIC-1 & Power Control |           |
| DRAWING NUMBER |  | <SCH_NUM>              | SIZE<br>D |
| REVISION       |  | <E4LABEL>              |           |
| BRANCH         |  | <BRANCH>               |           |
| PAGE           |  | 78 OF 130              |           |
| SHEET          |  | 46 OF 67               |           |


### 1.2V VDDQ (Banjo#1 VR4)



### 0.6V VTT (Banjo#1 LDO1)




### 0.85V VCCIO (Banjo#1 VR3)




|                |  |           |
|----------------|--|-----------|
| DRAWING NUMBER |  | SIZE      |
| <SCH_NUM>      |  | D         |
| REVISION       |  | <E4LABEL> |
| BRANCH         |  | <BRANCH>  |
| PAGE           |  | 79 OF 130 |
| SHEET          |  | 47 OF 67  |

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


### 1V (Banjo#1 VR1)



### 1.8V (Banjo#1 VR2)



### PCH CORE (Banjo#1 VR5)




|                |  |                              |      |
|----------------|--|------------------------------|------|
| PAGE TITLE     |  | <b>PMIC-1 1V 1.8V VCCPCH</b> |      |
| DRAWING NUMBER |  | <SCH_NUM>                    | SIZE |
| REVISION       |  | <E4LABEL>                    | D    |
| BRANCH         |  | <BRANCH>                     |      |
| PAGE           |  | 80 OF 130                    |      |
| SHEET          |  | 48 OF 67                     |      |


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



### 1.5V S0 LDO




### 1.2V S5 USB-C HS Mux




|   |                |                      |           |
|---|----------------|----------------------|-----------|
| SYNC_MASTER=X260_ERIC   |                | SYNC_DATE=06/15/2015 |           |
| PAGE TITLE  |                |                      |           |
| <b>Misc Power Supplies</b>  |                |                      |           |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE      |
|   | REVISION       | <E4LABEL>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | BRANCH               | <BRANCH>  |
|   |                | PAGE                 | 81 OF 130 |
|   |                | SHEET                | 49 OF 67  |
|   |                |                      |           |

### 5V S0 Switch




| U8230      |                            |
|------------|----------------------------|
| Part       | TPS22930                   |
| Type       | Load Switch                |
| R(on) @ 5V | 35 mOhm Typ<br>44 mOhm Max |
| Current    | 2A Max                     |

### 1.8V S3 Switch



| U8250        |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |


### 1.0V S0SW Switch



| U8206          |                            |
|----------------|----------------------------|
| Part           | SLG5AP1635V                |
| Type           | Load Switch                |
| R(on) @ 4V Vgs | 20 mOhm Typ<br>28 mOhm Max |
| Current        | 2.5A Max                   |

HSIO FET de-featured from SKL leaving placeholder for CNL


### 1.0V SUSSW HSIO Switch



| U8205          |                               |
|----------------|-------------------------------|
| Part           | SLG5AP1643V                   |
| Type           | Load Switch                   |
| R(on) @ 4V Vgs | 7.4 mOhm Typ<br>10.6 mOhm Max |
| Current        | 6A Max                        |


HSIO has turn-on requirement of 10uS min and 200uS max from EN to 0.95V

### 3.3V SUS Switch




| U8220        |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |

### 1.2V S0SW Switch




| U8220        |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |

### 3.3V S4 Switch




| U8200        |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |

### 3.3V S0 Switch



| U8210        |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |

### 1.0V S3 Switch






| U8270          |                            |
|----------------|----------------------------|
| Part           | SLG5AP1635V                |
| Type           | Load Switch                |
| R(on) @ 4V Vgs | 20 mOhm Typ<br>28 mOhm Max |
| Current        | 2.5A Max                   |

|   |                |                      |           |
|---|----------------|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |                | SYNC_DATE=05/06/2015 |           |
| PAGE TITLE  |                |                      |           |
| <b>Power FETs</b>   |                |                      |           |
|   | DRAWING NUMBER | <SCH_NUM>            | SIZE      |
|   | REVISION       | <E4LABEL>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | BRANCH               | <BRANCH>  |
|   |                | PAGE                 | 82 OF 130 |
|   |                | SHEET                | 50 OF 67  |
|   |                |                      |           |


Mobile System Power State Table

| State                 | SMC_ADAPTER_EN | SMC_PM_G2_ENABLE | PH_SUS_EN | PM_SLP_S5_L | PM_SLP_S4_L | PM_SLP_S3_L |
|-----------------------|----------------|------------------|-----------|-------------|-------------|-------------|
| Run (S0)              | X              | 1                | 1         | 1           | 1           | 1           |
| Sleep (S1AC)          | 1              | 1                | 1         | 1           | 1           | 0           |
| Sleep (S3)            | 0              | 1                | 1         | 1           | 1           | 0           |
| Deep Sleep (S4)       | 0              | 1                | 0         | 1           | 0           | 0           |
| Deep Sleep (S5)       | 0              | 1                | 0         | 0           | 0           | 0           |
| Battery Off (G3HotAc) | toggle 3Hz     | 0                | 0         | 0           | 0           | 0           |
| Battery Off (G3Hot)   | 1              | 0                | 0         | 0           | 0           | 0           |



S5 Power Good (3.3V DSW PGOOD based)




S5 Enables




SUS & S4 Enables





S3 Enables



S0 Enables



S0I Enables



|   |                             |            |                    |
|---|-----------------------------|------------|--------------------|
| E45C_MASTER=051112015   |                             | PAGE TITLE |                    |
| Power Control   |                             |            |                    |
|   | DRAWING NUMBER<br><SCH_NUM> |            | SIZE<br>D          |
|   | REVISION<br><E4LABEL>       |            |                    |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                             |            | BRANCH<br><BRANCH> |
|   |                             |            | PAGE<br>83 OF 130  |
| SHEET   |                             |            | 51 OF 67           |

D

C

B


A

D

C


B

A




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=03/16/2015 |           |
| PAGE TITLE  |  |                      |           |
| <b>LCD Backlight Driver</b>   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 84 OF 130 |
|   |  | SHEET                | 52 OF 67  |

# LCD PANEL INTERFACE (eDP) + Camera (MIPI)



| Part         | TPS22904                    |
|--------------|-----------------------------|
| Type         | Load Switch                 |
| R(on) @ 2.5V | 75 mOhm Typ<br>110 mOhm Max |
| Current      | 500mA Max                   |

## LCD Panel HPD & AUX strapping



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC_MASTER=DEVMLB  |  | SYNC_DATE=05/11/2015 |           |
| PAGE TITLE  |  |                      |           |
| <b>eDP Display Connector</b>  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 85 OF 130 |
|   |  | SHEET                | 53 OF 67  |

D

D

C

C

B

B

A

A

OMIT\_TABLE





U8600  
S3X  
BGA  
SYM 3 OF 7

PRODUCT CAPACITY

| CONFIG         | CAPACITY2<br>R0864 | CAPACITY1<br>R0863 | CAPACITY0<br>R0862 |
|----------------|--------------------|--------------------|--------------------|
| 000 - 32GB     | NOSTUFF            | NOSTUFF            | NOSTUFF            |
| 001 - 64GB     | NOSTUFF            | NOSTUFF            | ASSEMBLE           |
| 010 - 128GB    | NOSTUFF            | ASSEMBLE           | NOSTUFF            |
| 011 - 256GB    | NOSTUFF            | ASSEMBLE           | ASSEMBLE           |
| 100 - 512GB    | ASSEMBLE           | NOSTUFF            | NOSTUFF            |
| 101 - 1024GB   | ASSEMBLE           | NOSTUFF            | ASSEMBLE           |
| 110 - 2048GB   | ASSEMBLE           | ASSEMBLE           | NOSTUFF            |
| 111 - RESERVED | ASSEMBLE           | ASSEMBLE           | ASSEMBLE           |

OPERATION MODE (ODT, CLK FREQ, ETC)

| CONFIG         | OP_MODE2<br>R8614 | OP_MODE1<br>R8615 | OP_MODE0<br>R8680 |
|----------------|-------------------|-------------------|-------------------|
| 000 - TEABERRY | NOSTUFF           | NOSTUFF           | NOSTUFF           |
| 001 - XB58 GS  | NOSTUFF           | NOSTUFF           | ASSEMBLE          |
| 010 - RESERVED | NOSTUFF           | ASSEMBLE          | NOSTUFF           |
| 011 - X260     | NOSTUFF           | ASSEMBLE          | ASSEMBLE          |
| 100 - RESERVED | ASSEMBLE          | NOSTUFF           | NOSTUFF           |
| 101 - RESERVED | ASSEMBLE          | NOSTUFF           | ASSEMBLE          |
| 110 - RESERVED | ASSEMBLE          | ASSEMBLE          | NOSTUFF           |
| 111 - RESERVED | ASSEMBLE          | ASSEMBLE          | ASSEMBLE          |




Apple Inc.

**S3X CORE, PCIE**

DRAWING NUMBER: <SCH\_NUM>  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 86 OF 130  
SHEET: 54 OF 67

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



| PART NUMBER | QTY | DESCRIPTION                   | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------|---------------|----------|------------|
| 11750161    | 1   | RES, NP, 0 OHM, 1/32W, 010051 | L8704         | CRITICAL |            |

### S3X POWER

Apple Inc.

|            |  |                |  |      |
|------------|--|----------------|--|------|
| PAGE TITLE |  | DRAWING NUMBER |  | SIZE |
|            |  | <SCH_NUM>      |  | D    |
| REVISION   |  | <E4LABEL>      |  |      |
| BRANCH     |  | <BRANCH>       |  |      |
| PAGE       |  | 87 OF 130      |  |      |
| SHEET      |  | 55 OF 67       |  |      |

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

| PART NUMBER | QTY | DESCRIPTION                   | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------|---------------|----------|------------|
| 11750161    | 1   | RES, NP, 0 OHM, 1/32W, 010051 | L8704         | CRITICAL |            |

### S3X POWER

Apple Inc.

|            |  |                |  |      |
|------------|--|----------------|--|------|
| PAGE TITLE |  | DRAWING NUMBER |  | SIZE |
|            |  | <SCH_NUM>      |  | D    |
| REVISION   |  | <E4LABEL>      |  |      |
| BRANCH     |  | <BRANCH>       |  |      |
| PAGE       |  | 87 OF 130      |  |      |
| SHEET      |  | 55 OF 67       |  |      |

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

8

7

6

5

4

3

2

1

OMIT\_TABLE

OMIT\_TABLE

OMIT\_TABLE

55 S3X\_VSSA18\_P1L4 U8600 VSS\_PL14  
 55 S3X\_VSSA18\_P1L5 U8600 VSS\_PL15  
 55 S3X\_VSSA18\_P1L6 U8600 VSS\_PL16  
 55 S3X\_VSSA18\_P1L7 U8600 VSS\_PL17  
 55 S3X\_VSSA18\_P1L8 U8600 VSS\_PL18  
 55 S3X\_VSSA18\_P1L9 U8600 VSS\_PL19  
 55 S3X\_VSSA18\_P1L10 U8600 VSS\_PL110  
 55 S3X\_VSSA18\_P1L11 U8600 VSS\_PL111  
 55 S3X\_VSSA18\_P1L\_C U8600 VSS\_PL1\_C

V17  
 A1  
 A2  
 A9  
 A20  
 A29  
 A30  
 AA5  
 AA12  
 AA14  
 AA16  
 AA18  
 AA20  
 AA22  
 AA24  
 AA26  
 AB5  
 AB8  
 AB10  
 AB14  
 AB17  
 AB18  
 AB21  
 AB23  
 AB26  
 AC3  
 AC4  
 AC5  
 AC7  
 AC9  
 AC11  
 AC13  
 AC15  
 AC17  
 AC18  
 AC19  
 AC20  
 AC22  
 AC24  
 AC26  
 AC27  
 AC28  
 AD4  
 AD5  
 AD6  
 AD7  
 AD8  
 AD9  
 AD14  
 AD16  
 AD18  
 AD19  
 AD24  
 AD25  
 AD26  
 AD27  
 AE3  
 AE4  
 AE5  
 AE6  
 AE7  
 AE8  
 AE9  
 AE10  
 AE12  
 AE13  
 AE15  
 AE19  
 AE21  
 AE22  
 AE23  
 AE25  
 AE26  
 AE27  
 AE28  
 AF3  
 AF4  
 AF5  
 AF7  
 AF8  
 AF9  
 AF11  
 AF12  
 AF14  
 AF16  
 AF27  
 AF28  
 AG3  
 AG4  
 AG13  
 AG15

U8600  
 S3X  
 BGA  
 SYM 6 OF 7

VSS AG19  
 VSS AG21  
 VSS AG23  
 VSS AG25  
 VSS AG27  
 VSS AG28  
 VSS AH4  
 VSS AH14  
 VSS AH27  
 VSS AJ1  
 VSS AJ2  
 VSS AJ4  
 VSS AJ6  
 VSS AJ10  
 VSS AJ12  
 VSS AJ13  
 VSS AJ14  
 VSS AJ17  
 VSS AJ19  
 VSS AJ21  
 VSS AJ25  
 VSS AJ27  
 VSS AJ29  
 VSS AJ30  
 VSS AK1  
 VSS AK2  
 VSS AK29  
 VSS AK30  
 VSS B1  
 VSS B2  
 VSS B9  
 VSS B10  
 VSS B11  
 VSS B12  
 VSS B13  
 VSS B14  
 VSS B15  
 VSS B16  
 VSS B17  
 VSS B18  
 VSS B27  
 VSS B28  
 VSS B29  
 VSS B30  
 VSS C5  
 VSS C7  
 VSS C9  
 VSS C18  
 VSS C22  
 VSS C23  
 VSS C24  
 VSS C25  
 VSS C26  
 VSS C27  
 VSS D3  
 VSS D9  
 VSS D10  
 VSS D11  
 VSS D12  
 VSS D13  
 VSS D14  
 VSS D15  
 VSS D16  
 VSS D17  
 VSS D18  
 VSS D27  
 VSS D28  
 VSS E3  
 VSS E13  
 VSS E14  
 VSS E15  
 VSS E16  
 VSS E17  
 VSS E18  
 VSS E27  
 VSS E28  
 VSS F3  
 VSS F5  
 VSS F7  
 VSS F9  
 VSS F13  
 VSS F14  
 VSS F15  
 VSS F16  
 VSS F17  
 VSS F19  
 VSS F20  
 VSS F22  
 VSS F24  
 VSS F25  
 VSS F26  
 VSS F27  
 VSS F28  
 VSS G4  
 VSS G13  
 VSS G14  
 VSS G15  
 VSS G20  
 VSS G22

G23  
 G24  
 G25  
 G26  
 G27  
 G27  
 H3  
 H4  
 H6  
 H7  
 H8  
 H11  
 H12  
 H13  
 H14  
 H19  
 H21  
 H23  
 H25  
 H27  
 H28  
 J5  
 J8  
 J10  
 J18  
 J22  
 J24  
 J26  
 K4  
 K9  
 K11  
 K21  
 K27  
 L3  
 L5  
 L8  
 L10  
 L12  
 L14  
 L16  
 L18  
 L20  
 L22  
 L26  
 L28  
 M3  
 M4  
 M6  
 M7  
 M9  
 M11  
 M13  
 M15  
 M17  
 M19  
 M21  
 M23  
 M24  
 M25  
 M27  
 M28  
 N3  
 N5  
 N8  
 N10  
 N12  
 N14  
 N16  
 N18  
 N20  
 N22  
 N26  
 N28  
 P4  
 P9  
 P11

U8600  
 S3X  
 BGA  
 SYM 7 OF 7

VSS P13  
 VSS P15  
 VSS P17  
 VSS P19  
 VSS P21  
 VSS P23  
 VSS P27  
 VSS R3  
 VSS R5  
 VSS R8  
 VSS R10  
 VSS R12  
 VSS R14  
 VSS R16  
 VSS R18  
 VSS R20  
 VSS R22  
 VSS R26  
 VSS R28  
 T3  
 T4  
 T7  
 T9  
 T11  
 T13  
 T15  
 T17  
 T19  
 T21  
 T23  
 T24  
 T27  
 T28  
 U5  
 U8  
 U10  
 U12  
 U14  
 U16  
 U18  
 U20  
 U22  
 U26  
 V3  
 V4  
 V9  
 V11  
 V13  
 V19  
 V21  
 V23  
 V27  
 V28  
 W3  
 W5  
 W8  
 W10  
 W12  
 W14  
 W16  
 W20  
 W22  
 W26  
 W28  
 Y3  
 Y4  
 Y9  
 Y11  
 Y13  
 Y15  
 Y17  
 Y21  
 Y27  
 Y28

VSS\_V15 TP\_S3X\_VSS\_S

H2  
 S3  
 G2  
 G1  
 D2  
 D1  
 C2  
 C1  
 G6  
 E7  
 E6  
 G7  
 G8  
 A6  
 H9  
 G8  
 D7  
 F6  
 C3  
 D6  
 B6  
 C6  
 E2  
 F1  
 F2  
 F1  
 H1  
 A2  
 D1  
 D2  
 D3  
 A1  
 G2  
 H1  
 G1  
 H1  
 A11  
 A11  
 D10  
 A9  
 H12  
 H11  
 A9  
 H3  
 A12  
 G10  
 F10  
 F1  
 F2  
 A1  
 A2  
 A1  
 C1

U8600  
 S3X  
 BGA  
 SYM 2 OF 7

AN14\_I00  
 AN14\_I01  
 AN14\_I02  
 AN14\_I03  
 AN14\_I04  
 AN14\_I05  
 AN14\_I06  
 AN14\_I07  
 AN14\_NCE(0)  
 AN14\_NCE(1)  
 AN14\_NCE(2)  
 AN14\_NCE(3)  
 AN14\_NCE(4)  
 AN14\_NCE(5)  
 AN14\_NCE(6)  
 AN14\_NCE(7)  
 AN14\_ALE  
 AN14\_CLE  
 AN14\_NWE  
 AN14\_RNB  
 AN14\_PPM\_IN  
 AN14\_PPM\_OUT  
 AN14\_NRE\_P  
 AN14\_NRE\_N  
 AN14\_DQS\_P  
 AN14\_DQS\_N  
 AN14\_VREF  
 AN16\_I00  
 AN16\_I01  
 AN16\_I02  
 AN16\_I03  
 AN16\_I04  
 AN16\_I05  
 AN16\_I06  
 AN16\_I07  
 AN16\_NCE(0)  
 AN16\_NCE(1)  
 AN16\_NCE(2)  
 AN16\_NCE(3)  
 AN16\_NCE(4)  
 AN16\_NCE(5)  
 AN16\_NCE(6)  
 AN16\_NCE(7)  
 AN16\_ALE  
 AN16\_CLE  
 AN16\_NWE  
 AN16\_RNB  
 AN16\_PPM\_IN  
 AN16\_PPM\_OUT  
 AN16\_NRE\_P  
 AN16\_NRE\_N  
 AN16\_DQS\_P  
 AN16\_DQS\_N  
 AN16\_VREF

AN15\_I00  
 AN15\_I01  
 AN15\_I02  
 AN15\_I03  
 AN15\_I04  
 AN15\_I05  
 AN15\_I06  
 AN15\_I07  
 AN15\_NCE(0)  
 AN15\_NCE(1)  
 AN15\_NCE(2)  
 AN15\_NCE(3)  
 AN15\_NCE(4)  
 AN15\_NCE(5)  
 AN15\_NCE(6)  
 AN15\_NCE(7)  
 AN15\_ALE  
 AN15\_CLE  
 AN15\_NWE  
 AN15\_RNB  
 AN15\_PPM\_IN  
 AN15\_PPM\_OUT  
 AN15\_NRE\_P  
 AN15\_NRE\_N  
 AN15\_DQS\_P  
 AN15\_DQS\_N  
 AN15\_VREF  
 AN17\_I00  
 AN17\_I01  
 AN17\_I02  
 AN17\_I03  
 AN17\_I04  
 AN17\_I05  
 AN17\_I06  
 AN17\_I07  
 AN17\_NCE(0)  
 AN17\_NCE(1)  
 AN17\_NCE(2)  
 AN17\_NCE(3)  
 AN17\_NCE(4)  
 AN17\_NCE(5)  
 AN17\_NCE(6)  
 AN17\_NCE(7)  
 AN17\_ALE  
 AN17\_CLE  
 AN17\_NWE  
 AN17\_RNB  
 AN17\_PPM\_IN  
 AN17\_PPM\_OUT  
 AN17\_NRE\_P  
 AN17\_NRE\_N  
 AN17\_DQS\_P  
 AN17\_DQS\_N  
 AN17\_VREF

SYNC\_MASTER=DEVMLB SYNC\_DATE=05/11/2015

PAGE TITLE

**S3X GND**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 88 OF 130      |      |
| SHEET          |      |
| 56 OF 67       |      |






D

C


B


A



Vout = 2.85V  
 Freq = 1 MHz  
 Max OCP = 6.54 A  
 Nom OCP = 5.3 A  
 Min OCP = 4.1 A

|   |  |                        |           |
|---|--|------------------------|-----------|
| SYNC_MASTER=X260_KUMAR  |  | SYNC_DATE=06/16/2015   |           |
| PAGE TITLE  |  |                        |           |
| NAND VR, I2C ROM, TEMP SENSORS  |  | DRAWING NUMBER         | SIZE      |
| Apple Inc.  |  | <SCH_NUM>              | D         |
| NOTICE OF PROPRIETARY PROPERTY:   |  | REVISION               | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH                 | <BRANCH>  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                   | 90 OF 130 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                  | 57 OF 67  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | IV ALL RIGHTS RESERVED |           |






| PAGE TITLE  |  | DRAWING NUMBER |  | SIZE      |
|---|--|----------------|--|-----------|
| PICCOLO PMIC  |  | <SCH_NUM>      |  | D         |
| Apple Inc.  |  | <E4LABEL>      |  |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | <BRANCH>       |  |           |
|   |  | PAGE           |  | 93 OF 130 |
|   |  | SHEET          |  | 59 OF 67  |

### USB-C B2B RECEPTACLE 516S00038

CRITICAL  
J9600

BM28P0.6-44DS-0.35V  
F-ST-BM



| PART NUMBER | QTY | DESCRIPTION                        | REFERENCE DES              | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------------|----------------------------|----------|------------|
| 371S00075   | 4   | DIODE, ZENER, 6.2V, 250MW, DFN0603 | D9600, D9601, D9602, D9603 | CRITICAL |            |

#### USB3 AC COUPLING

GND\_VOID=TRUE (ALL CAPS)

| REF | DESCRIPTION        | QTY | VALUE | REF | DESCRIPTION        | QTY | VALUE |
|-----|--------------------|-----|-------|-----|--------------------|-----|-------|
| 65  | USB3_EXT*_D2*_P    | 1   | 0.1UF | 2   | USB3_EXT*_D2*_C*_P | 1   | 0.1UF |
| 65  | USB3_EXT*_D2*_N    | 1   | 0.1UF | 2   | USB3_EXT*_D2*_C*_N | 1   | 0.1UF |
| 16  | USB3_EXT*_R2*_C*_P | 1   | 0.1UF | 2   | USB3_EXT*_R2*_P    | 1   | 0.1UF |
| 16  | USB3_EXT*_R2*_C*_N | 1   | 0.1UF | 2   | USB3_EXT*_R2*_N    | 1   | 0.1UF |

#### DP SNK0 AC COUPLING

GND\_VOID=TRUE (ALL CAPS)

| REF | DESCRIPTION        | QTY | VALUE | REF | DESCRIPTION     | QTY | VALUE |
|-----|--------------------|-----|-------|-----|-----------------|-----|-------|
| 23  | DP_XA*_ML*_C*_P<0> | 1   | 0.1UF | 2   | DP_XA*_ML*_P<0> | 1   | 0.1UF |
| 23  | DP_XA*_ML*_C*_N<0> | 1   | 0.1UF | 2   | DP_XA*_ML*_N<0> | 1   | 0.1UF |
| 23  | DP_XA*_ML*_C*_P<1> | 1   | 0.1UF | 2   | DP_XA*_ML*_P<1> | 1   | 0.1UF |
| 23  | DP_XA*_ML*_C*_N<1> | 1   | 0.1UF | 2   | DP_XA*_ML*_N<1> | 1   | 0.1UF |
| 23  | DP_XA*_ML*_C*_P<2> | 1   | 0.1UF | 2   | DP_XA*_ML*_P<2> | 1   | 0.1UF |
| 23  | DP_XA*_ML*_C*_N<2> | 1   | 0.1UF | 2   | DP_XA*_ML*_N<2> | 1   | 0.1UF |
| 23  | DP_XA*_ML*_C*_P<3> | 1   | 0.1UF | 2   | DP_XA*_ML*_P<3> | 1   | 0.1UF |
| 23  | DP_XA*_ML*_C*_N<3> | 1   | 0.1UF | 2   | DP_XA*_ML*_N<3> | 1   | 0.1UF |
| 23  | DP_XA*_AUXCH*_C*_P | 1   | 0.1UF | 2   | DP_XA*_AUXCH*_P | 1   | 0.1UF |
| 23  | DP_XA*_AUXCH*_C*_N | 1   | 0.1UF | 2   | DP_XA*_AUXCH*_N | 1   | 0.1UF |


SYNC\_MASTER=DEVMLB SYNC\_DATE=03/16/2015

### LIO Flex Connector




|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 96 OF 130      |      |
| SHEET          |      |
| 60 OF 67       |      |

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED




SYNC\_MASTER=X260\_ERIC SYNC\_DATE=06/09/2015  
 PAGE TITLE  
**Power Aliases**  
 DRAWING NUMBER: <SCH\_NUM> SIZE: D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 100 OF 130  
 SHEET: 61 OF 67  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



Apple Inc.

Memory Bit/Byte Swizzle

| MAKE_BASE      |      |                | MAKE_BASE      |      |                |
|----------------|------|----------------|----------------|------|----------------|
| MEM_A_DQ<39>   | TRUE | MEM_A_DQ<39>   | MEM_B_DQ<22>   | TRUE | MEM_B_DQ<22>   |
| MEM_A_DQ<37>   | TRUE | MEM_A_DQ<37>   | MEM_B_DQ<16>   | TRUE | MEM_B_DQ<16>   |
| MEM_A_DQ<33>   | TRUE | MEM_A_DQ<33>   | MEM_B_DQ<18>   | TRUE | MEM_B_DQ<18>   |
| MEM_A_DQ<36>   | TRUE | MEM_A_DQ<36>   | MEM_B_DQ<23>   | TRUE | MEM_B_DQ<23>   |
| MEM_A_DQ<38>   | TRUE | MEM_A_DQ<38>   | MEM_B_DQ<17>   | TRUE | MEM_B_DQ<17>   |
| MEM_A_DQ<34>   | TRUE | MEM_A_DQ<34>   | MEM_B_DQ<20>   | TRUE | MEM_B_DQ<20>   |
| MEM_A_DQ<32>   | TRUE | MEM_A_DQ<32>   | MEM_B_DQ<21>   | TRUE | MEM_B_DQ<21>   |
| MEM_A_DQ<35>   | TRUE | MEM_A_DQ<35>   | MEM_B_DQ<19>   | TRUE | MEM_B_DQ<19>   |
| MEM_A_DQ<47>   | TRUE | MEM_A_DQ<47>   | MEM_B_DQ<25>   | TRUE | MEM_B_DQ<25>   |
| MEM_A_DQ<46>   | TRUE | MEM_A_DQ<46>   | MEM_B_DQ<24>   | TRUE | MEM_B_DQ<24>   |
| MEM_A_DQ<42>   | TRUE | MEM_A_DQ<42>   | MEM_B_DQ<26>   | TRUE | MEM_B_DQ<26>   |
| MEM_A_DQ<41>   | TRUE | MEM_A_DQ<41>   | MEM_B_DQ<30>   | TRUE | MEM_B_DQ<30>   |
| MEM_A_DQ<43>   | TRUE | MEM_A_DQ<43>   | MEM_B_DQ<28>   | TRUE | MEM_B_DQ<28>   |
| MEM_A_DQ<45>   | TRUE | MEM_A_DQ<45>   | MEM_B_DQ<29>   | TRUE | MEM_B_DQ<29>   |
| MEM_A_DQ<40>   | TRUE | MEM_A_DQ<40>   | MEM_B_DQ<31>   | TRUE | MEM_B_DQ<31>   |
| MEM_A_DQ<44>   | TRUE | MEM_A_DQ<44>   | MEM_B_DQ<27>   | TRUE | MEM_B_DQ<27>   |
| MEM_A_DQ<52>   | TRUE | MEM_A_DQ<52>   | MEM_B_DQ<55>   | TRUE | MEM_B_DQ<55>   |
| MEM_A_DQ<51>   | TRUE | MEM_A_DQ<51>   | MEM_B_DQ<50>   | TRUE | MEM_B_DQ<50>   |
| MEM_A_DQ<55>   | TRUE | MEM_A_DQ<55>   | MEM_B_DQ<48>   | TRUE | MEM_B_DQ<48>   |
| MEM_A_DQ<54>   | TRUE | MEM_A_DQ<54>   | MEM_B_DQ<53>   | TRUE | MEM_B_DQ<53>   |
| MEM_A_DQ<53>   | TRUE | MEM_A_DQ<53>   | MEM_B_DQ<51>   | TRUE | MEM_B_DQ<51>   |
| MEM_A_DQ<48>   | TRUE | MEM_A_DQ<48>   | MEM_B_DQ<52>   | TRUE | MEM_B_DQ<52>   |
| MEM_A_DQ<50>   | TRUE | MEM_A_DQ<50>   | MEM_B_DQ<54>   | TRUE | MEM_B_DQ<54>   |
| MEM_A_DQ<49>   | TRUE | MEM_A_DQ<49>   | MEM_B_DQ<49>   | TRUE | MEM_B_DQ<49>   |
| MEM_A_DQ<57>   | TRUE | MEM_A_DQ<57>   | MEM_B_DQ<57>   | TRUE | MEM_B_DQ<57>   |
| MEM_A_DQ<62>   | TRUE | MEM_A_DQ<62>   | MEM_B_DQ<56>   | TRUE | MEM_B_DQ<56>   |
| MEM_A_DQ<60>   | TRUE | MEM_A_DQ<60>   | MEM_B_DQ<59>   | TRUE | MEM_B_DQ<59>   |
| MEM_A_DQ<63>   | TRUE | MEM_A_DQ<63>   | MEM_B_DQ<62>   | TRUE | MEM_B_DQ<62>   |
| MEM_A_DQ<59>   | TRUE | MEM_A_DQ<59>   | MEM_B_DQ<60>   | TRUE | MEM_B_DQ<60>   |
| MEM_A_DQ<56>   | TRUE | MEM_A_DQ<56>   | MEM_B_DQ<61>   | TRUE | MEM_B_DQ<61>   |
| MEM_A_DQ<61>   | TRUE | MEM_A_DQ<61>   | MEM_B_DQ<58>   | TRUE | MEM_B_DQ<58>   |
| MEM_A_DQ<58>   | TRUE | MEM_A_DQ<58>   | MEM_B_DQ<63>   | TRUE | MEM_B_DQ<63>   |
| MEM_A_DQ<6>    | TRUE | MEM_A_DQ<6>    | MEM_B_DQ<2>    | TRUE | MEM_B_DQ<2>    |
| MEM_A_DQ<7>    | TRUE | MEM_A_DQ<7>    | MEM_B_DQ<0>    | TRUE | MEM_B_DQ<0>    |
| MEM_A_DQ<2>    | TRUE | MEM_A_DQ<2>    | MEM_B_DQ<4>    | TRUE | MEM_B_DQ<4>    |
| MEM_A_DQ<3>    | TRUE | MEM_A_DQ<3>    | MEM_B_DQ<1>    | TRUE | MEM_B_DQ<1>    |
| MEM_A_DQ<1>    | TRUE | MEM_A_DQ<1>    | MEM_B_DQ<6>    | TRUE | MEM_B_DQ<6>    |
| MEM_A_DQ<4>    | TRUE | MEM_A_DQ<4>    | MEM_B_DQ<5>    | TRUE | MEM_B_DQ<5>    |
| MEM_A_DQ<5>    | TRUE | MEM_A_DQ<5>    | MEM_B_DQ<7>    | TRUE | MEM_B_DQ<7>    |
| MEM_A_DQ<0>    | TRUE | MEM_A_DQ<0>    | MEM_B_DQ<3>    | TRUE | MEM_B_DQ<3>    |
| MEM_A_DQ<8>    | TRUE | MEM_A_DQ<8>    | MEM_B_DQ<11>   | TRUE | MEM_B_DQ<11>   |
| MEM_A_DQ<12>   | TRUE | MEM_A_DQ<12>   | MEM_B_DQ<14>   | TRUE | MEM_B_DQ<14>   |
| MEM_A_DQ<9>    | TRUE | MEM_A_DQ<9>    | MEM_B_DQ<9>    | TRUE | MEM_B_DQ<9>    |
| MEM_A_DQ<14>   | TRUE | MEM_A_DQ<14>   | MEM_B_DQ<15>   | TRUE | MEM_B_DQ<15>   |
| MEM_A_DQ<11>   | TRUE | MEM_A_DQ<11>   | MEM_B_DQ<13>   | TRUE | MEM_B_DQ<13>   |
| MEM_A_DQ<15>   | TRUE | MEM_A_DQ<15>   | MEM_B_DQ<10>   | TRUE | MEM_B_DQ<10>   |
| MEM_A_DQ<13>   | TRUE | MEM_A_DQ<13>   | MEM_B_DQ<8>    | TRUE | MEM_B_DQ<8>    |
| MEM_A_DQ<10>   | TRUE | MEM_A_DQ<10>   | MEM_B_DQ<12>   | TRUE | MEM_B_DQ<12>   |
| MEM_A_DQ<20>   | TRUE | MEM_A_DQ<20>   | MEM_B_DQ<35>   | TRUE | MEM_B_DQ<35>   |
| MEM_A_DQ<19>   | TRUE | MEM_A_DQ<19>   | MEM_B_DQ<37>   | TRUE | MEM_B_DQ<37>   |
| MEM_A_DQ<16>   | TRUE | MEM_A_DQ<16>   | MEM_B_DQ<33>   | TRUE | MEM_B_DQ<33>   |
| MEM_A_DQ<17>   | TRUE | MEM_A_DQ<17>   | MEM_B_DQ<32>   | TRUE | MEM_B_DQ<32>   |
| MEM_A_DQ<22>   | TRUE | MEM_A_DQ<22>   | MEM_B_DQ<38>   | TRUE | MEM_B_DQ<38>   |
| MEM_A_DQ<18>   | TRUE | MEM_A_DQ<18>   | MEM_B_DQ<39>   | TRUE | MEM_B_DQ<39>   |
| MEM_A_DQ<21>   | TRUE | MEM_A_DQ<21>   | MEM_B_DQ<36>   | TRUE | MEM_B_DQ<36>   |
| MEM_A_DQ<23>   | TRUE | MEM_A_DQ<23>   | MEM_B_DQ<34>   | TRUE | MEM_B_DQ<34>   |
| MEM_A_DQ<24>   | TRUE | MEM_A_DQ<24>   | MEM_B_DQ<47>   | TRUE | MEM_B_DQ<47>   |
| MEM_A_DQ<30>   | TRUE | MEM_A_DQ<30>   | MEM_B_DQ<45>   | TRUE | MEM_B_DQ<45>   |
| MEM_A_DQ<27>   | TRUE | MEM_A_DQ<27>   | MEM_B_DQ<46>   | TRUE | MEM_B_DQ<46>   |
| MEM_A_DQ<26>   | TRUE | MEM_A_DQ<26>   | MEM_B_DQ<41>   | TRUE | MEM_B_DQ<41>   |
| MEM_A_DQ<28>   | TRUE | MEM_A_DQ<28>   | MEM_B_DQ<43>   | TRUE | MEM_B_DQ<43>   |
| MEM_A_DQ<31>   | TRUE | MEM_A_DQ<31>   | MEM_B_DQ<42>   | TRUE | MEM_B_DQ<42>   |
| MEM_A_DQ<25>   | TRUE | MEM_A_DQ<25>   | MEM_B_DQ<40>   | TRUE | MEM_B_DQ<40>   |
| MEM_A_DQ<29>   | TRUE | MEM_A_DQ<29>   | MEM_B_DQ<44>   | TRUE | MEM_B_DQ<44>   |
| MEM_A_DOS_P<4> | TRUE | MEM_A_DOS_P<4> | MEM_B_DOS_P<2> | TRUE | MEM_B_DOS_P<2> |
| MEM_A_DOS_N<4> | TRUE | MEM_A_DOS_N<4> | MEM_B_DOS_N<2> | TRUE | MEM_B_DOS_N<2> |
| MEM_A_DOS_P<5> | TRUE | MEM_A_DOS_P<5> | MEM_B_DOS_P<3> | TRUE | MEM_B_DOS_P<3> |
| MEM_A_DOS_N<5> | TRUE | MEM_A_DOS_N<5> | MEM_B_DOS_N<3> | TRUE | MEM_B_DOS_N<3> |
| MEM_A_DOS_P<6> | TRUE | MEM_A_DOS_P<6> | MEM_B_DOS_P<6> | TRUE | MEM_B_DOS_P<6> |
| MEM_A_DOS_N<6> | TRUE | MEM_A_DOS_N<6> | MEM_B_DOS_N<6> | TRUE | MEM_B_DOS_N<6> |
| MEM_A_DOS_P<7> | TRUE | MEM_A_DOS_P<7> | MEM_B_DOS_P<7> | TRUE | MEM_B_DOS_P<7> |
| MEM_A_DOS_N<7> | TRUE | MEM_A_DOS_N<7> | MEM_B_DOS_N<7> | TRUE | MEM_B_DOS_N<7> |
| MEM_A_DOS_P<0> | TRUE | MEM_A_DOS_P<0> | MEM_B_DOS_P<0> | TRUE | MEM_B_DOS_P<0> |
| MEM_A_DOS_N<0> | TRUE | MEM_A_DOS_N<0> | MEM_B_DOS_N<0> | TRUE | MEM_B_DOS_N<0> |
| MEM_A_DOS_P<1> | TRUE | MEM_A_DOS_P<1> | MEM_B_DOS_P<1> | TRUE | MEM_B_DOS_P<1> |
| MEM_A_DOS_N<1> | TRUE | MEM_A_DOS_N<1> | MEM_B_DOS_N<1> | TRUE | MEM_B_DOS_N<1> |
| MEM_A_DOS_P<2> | TRUE | MEM_A_DOS_P<2> | MEM_B_DOS_P<4> | TRUE | MEM_B_DOS_P<4> |
| MEM_A_DOS_N<2> | TRUE | MEM_A_DOS_N<2> | MEM_B_DOS_N<4> | TRUE | MEM_B_DOS_N<4> |
| MEM_A_DOS_P<3> | TRUE | MEM_A_DOS_P<3> | MEM_B_DOS_P<5> | TRUE | MEM_B_DOS_P<5> |
| MEM_A_DOS_N<3> | TRUE | MEM_A_DOS_N<3> | MEM_B_DOS_N<5> | TRUE | MEM_B_DOS_N<5> |

|  |                |                      |      |
|--|----------------|----------------------|------|
| SYNC_MASTER=DEVMLB   |                | SYNC_DATE=04/30/2015 |      |
| PAGE TITLE   |                |                      |      |
| <b>Memory Signal Swaps</b>   |                |                      |      |
| <br>Apple Inc.  | DRAWING NUMBER | <SCH_NUM>            | SIZE |
|  | REVISION       | <E4LABEL>            | D    |
| NOTICE OF PROPRIETARY PROPERTY:  |                | BRANCH               |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |                | <BRANCH>             |      |
| PAGE   |                | 102 OF 130           |      |
| SHEET  |                | 62 OF 67             |      |

8

7

6

5

4

3

2

1

D

D

C

C



B

B

A

A

| MAKE_BASE |                        |      | MAKE_BASE                     |                          |      | MAKE_BASE    |                       |       |          |                       |                 |
|-----------|------------------------|------|-------------------------------|--------------------------|------|--------------|-----------------------|-------|----------|-----------------------|-----------------|
| 63 6      | NC_CPU_CFG0            | TRUE | 63 6                          | NC_CPU_CFG0              | TRUE | 63 6         | NC_CPU_CFG11          | TRUE  | 63 6     | NC_CPU_CFG11          |                 |
| 63 6      | NC_CPU_CFG1            | TRUE | 63 6                          | NC_CPU_CFG1              | TRUE | 63 6         | NC_CPU_CFG12          | TRUE  | 63 6     | NC_CPU_CFG12          |                 |
| 63 6      | NC_CPU_CFG2            | TRUE | 63 6                          | NC_CPU_CFG2              | TRUE | 63 6         | NC_CPU_CFG13          | TRUE  | 63 6     | NC_CPU_CFG13          |                 |
| 63 6      | TP_CPU_CFG3            | TRUE | 63 6                          | TP_CPU_CFG3              | TRUE | 63 6         | NC_CPU_CFG14          | TRUE  | 63 6     | NC_CPU_CFG14          |                 |
| 63 6      | NC_CPU_CFG5            | TRUE | 63 6                          | NC_CPU_CFG5              | TRUE | 63 6         | NC_CPU_CFG15          | TRUE  | 63 6     | NC_CPU_CFG15          |                 |
| 63 6      | NC_CPU_CFG6            | TRUE | 63 6                          | NC_CPU_CFG6              | TRUE | 63 6         | NC_CPU_CFG16          | TRUE  | 63 6     | NC_CPU_CFG16          |                 |
| 63 6      | NC_CPU_CFG7            | TRUE | 63 6                          | NC_CPU_CFG7              | TRUE | 63 6         | NC_CPU_CFG17          | TRUE  | 63 6     | NC_CPU_CFG17          |                 |
| 63 6      | NC_CPU_CFG8            | TRUE | 63 6                          | NC_CPU_CFG8              | TRUE | 63 6         | NC_CPU_CFG18          | TRUE  | 63 6     | NC_CPU_CFG18          |                 |
| 63 6      | NC_CPU_CFG9            | TRUE | 63 6                          | NC_CPU_CFG9              | TRUE | 63 6         | NC_CPU_CFG19          | TRUE  | 63 6     | NC_CPU_CFG19          |                 |
| 63 6      | NC_CPU_CFG10           | TRUE | 63 6                          | NC_CPU_CFG10             | TRUE |              |                       |       |          |                       |                 |
| GND       |                        |      | GND                           |                          |      | PP1V_S0SW    |                       |       |          |                       |                 |
| 63 46 45  | P5VS4_PGOOD            | TRUE | 63 46 45                      | P5VS4_PGOOD              | TRUE | 61 50 12 8 6 | PP1V_S0SW             | RA300 | 51 1     | 2                     | 5% 1/20W MF 201 |
| 63 46 45  | PP5V_S4                | TRUE | 24 29 37 38 42 45 46 50 53 61 | PP5V_S4                  | TRUE |              |                       |       |          |                       |                 |
| 63 46 45  | PP5V_S4                | TRUE | 24 29 37 38 42 45 46 50 53 61 | PP5V_S4                  | TRUE |              |                       |       |          |                       |                 |
| 54        | =PCIE SSD R2D P<1..0>  | TRUE | 54                            | PCIE SSD R2D P<1..0>     | TRUE | 63 16        | TP_XDP_CPU_PRDY_L     | TRUE  | 63 16    | TP_XDP_CPU_PRDY_L     | 63 16           |
| 54        | =PCIE SSD R2D N<1..0>  | TRUE | 54                            | PCIE SSD R2D N<1..0>     | TRUE | 63 16        | TP_XDP_CPU_PREQ_L     | TRUE  | 63 16    | TP_XDP_CPU_PREQ_L     | 63 16           |
| 54        | =PCIE SSD R2D P<3..2>  | TRUE | 54                            | NC_PCIE SSD R2DP<3..2>   | TRUE | 63 6         | XDP_CPUPCH_TCK        | TRUE  | 63 6     | XDP_CPUPCH_TCK        | 63 6            |
| 54        | =PCIE SSD R2D N<3..2>  | TRUE | 54                            | NC_PCIE SSD R2DN<3..2>   | TRUE | 63 6         | XDP_CPUPCH_TDI        | TRUE  | 63 6     | XDP_CPUPCH_TDI        | 63 6            |
| 54        | PCIE SSD R2D C P<3..2> | TRUE | 54                            | NC_PCIE SSD R2D CP<3..2> | TRUE | 63 6         | XDP_CPUPCH_TDO        | TRUE  | 63 6     | XDP_CPUPCH_TDO        | 63 6            |
| 54        | PCIE SSD R2D C N<3..2> | TRUE | 54                            | NC_PCIE SSD R2D CN<3..2> | TRUE | 63 6         | XDP_CPUPCH_TMS        | TRUE  | 63 6     | XDP_CPUPCH_TMS        | 63 6            |
| 54        | =PCIE SSD D2R P<1..0>  | TRUE | 54                            | PCIE SSD D2R P<1..0>     | TRUE | 63 6         | XDP_CPUPCH_TRST_L     | TRUE  | 63 6     | XDP_CPUPCH_TRST_L     | 63 6            |
| 54        | =PCIE SSD D2R N<1..0>  | TRUE | 54                            | PCIE SSD D2R N<1..0>     | TRUE | 63 6         | TP_XDP_PCH_OBSDATA_A2 | TRUE  | 63 6     | TP_XDP_PCH_OBSDATA_A2 | 63 6            |
| 54        | PCIE SSD D2R C P<3..2> | TRUE | 54                            | NC_PCIE SSD D2R CP<3..2> | TRUE | 63 6         | TP_XDP_PCH_OBSDATA_A3 | TRUE  | 63 6     | TP_XDP_PCH_OBSDATA_A3 | 63 6            |
| 54        | PCIE SSD D2R C N<3..2> | TRUE | 54                            | NC_PCIE SSD D2R CN<3..2> | TRUE | 63 6         | TP_XDP_PCH_OBSDATA_B0 | TRUE  | 63 6     | TP_XDP_PCH_OBSDATA_B0 | 63 6            |
| 54        | PCIE SSD D2R P<3..2>   | TRUE | 54                            | NC_PCIE SSD D2RP<3..2>   | TRUE | 63 14        | TP_XDP_PCH_OBSDATA_C0 | TRUE  | 63 14    | TP_XDP_PCH_OBSDATA_C0 | 63 14           |
| 54        | PCIE SSD D2R N<3..2>   | TRUE | 54                            | NC_PCIE SSD D2RN<3..2>   | TRUE | 63 14        | TP_XDP_PCH_OBSDATA_C1 | TRUE  | 63 14    | TP_XDP_PCH_OBSDATA_C1 | 63 14           |
| 54        | PCIE SSD D2R P<3..2>   | TRUE | 54                            | NC_PCIE SSD D2RP<3..2>   | TRUE | 63 14        | TP_XDP_PCH_OBSDATA_C2 | TRUE  | 63 14    | TP_XDP_PCH_OBSDATA_C2 | 63 14           |
| 54        | PCIE SSD D2R N<3..2>   | TRUE | 54                            | NC_PCIE SSD D2RN<3..2>   | TRUE | 63 14        | TP_XDP_PCH_OBSDATA_C3 | TRUE  | 63 14    | TP_XDP_PCH_OBSDATA_C3 | 63 14           |
| 63 54 16  | PCIE_CLK100M_SSD_P     | TRUE | 63 54 16                      | PCIE_CLK100M_SSD_P       | TRUE | 63 14        | TP_XDP_PCH_OBSDATA_D0 | TRUE  | 63 14    | TP_XDP_PCH_OBSDATA_D0 | 63 14           |
| 63 54 16  | PCIE_CLK100M_SSD_N     | TRUE | 63 54 16                      | PCIE_CLK100M_SSD_N       | TRUE | 63 14        | TP_XDP_PCH_OBSDATA_D1 | TRUE  | 63 14    | TP_XDP_PCH_OBSDATA_D1 | 63 14           |
| 63 54 16  | S3X_DEBUG_UART_R2D     | TRUE | 63 54 16                      | S3X_DEBUG_UART_R2D       | TRUE | 63 14        | TP_XDP_PCH_OBSDATA_D2 | TRUE  | 63 14    | TP_XDP_PCH_OBSDATA_D2 | 63 14           |
| 63 54 16  | SSD_DEBUG_UART_D2R     | TRUE | 63 54 16                      | SSD_DEBUG_UART_D2R       | TRUE | 63 16        | TP_XDP_PCH_OBSDATA_D3 | TRUE  | 63 16    | TP_XDP_PCH_OBSDATA_D3 | 63 16           |
| 63 54 16  | SSD_DEBUG_UART_R2D     | TRUE | 63 54 16                      | SSD_DEBUG_UART_R2D       | TRUE | 63 6         | TP_XDP_PCH_OBSFN_C1   | TRUE  | 63 6     | TP_XDP_PCH_OBSFN_C1   | 63 6            |
| 63 54 16  | PM_SLP_S0S3_L          | TRUE | 63 54 16                      | PM_SLP_S0S3_L            | TRUE | 63 6         | TP_XDP_PCH_TCK        | TRUE  | 63 6     | TP_XDP_PCH_TCK        | 63 6            |
| 63 54 16  | PM_SLP_S4_L            | TRUE | 63 54 16                      | PM_SLP_S4_L              | TRUE | 63 6         | XDP_CPUPCH_TDI        | TRUE  | 63 6     | XDP_CPUPCH_TDI        | 63 6            |
| 63 54 16  | SYSCLK_CLK24M_PCH      | TRUE | 63 54 16                      | SYSCLK_CLK24M_PCH        | TRUE | 63 6         | XDP_CPUPCH_TDO        | TRUE  | 63 6     | XDP_CPUPCH_TDO        | 63 6            |
| 63 54 16  | NC_PCH_CLK24M_XTALOUT  | TRUE | 63 54 16                      | NC_PCH_CLK24M_XTALOUT    | TRUE | 63 6         | XDP_CPUPCH_TMS        | TRUE  | 63 6     | XDP_CPUPCH_TMS        | 63 6            |
| 63 54 16  | NC_PCH_DDPC_CTRLDATA   | TRUE | 63 54 16                      | NC_PCH_DDPC_CTRLDATA     | TRUE | 63 6         | XDP_CPUPCH_TRST_L     | TRUE  | 63 6     | XDP_CPUPCH_TRST_L     | 63 6            |
| 63 54 16  | TP_ITP_PMODE           | TRUE | 63 54 16                      | TP_ITP_PMODE             | TRUE | 63 6         | XDP_CPUPCH_TCK        | TRUE  | 63 6     | XDP_CPUPCH_TCK        | 63 6            |
| 63 54 16  | TP_CPU_MEMVTT_PWR_EN   | TRUE | 63 54 16                      | TP_CPU_MEMVTT_PWR_EN     | TRUE | 63 7         | TP_SMC_DEV_MLB        | TRUE  | 63 7     | TP_SMC_DEV_MLB        | 63 7            |
| 63 30     | TP_SMC_DEV_MLB         | TRUE | 63 30                         | TP_SMC_DEV_MLB           | TRUE | 54 24 23     | S3X_JTAG_TCK          | TRUE  | 54 24 23 | S3X_JTAG_TCK          | 54 24 23        |
| 54 24 23  | S3X_JTAG_TCK           | TRUE | 54 24 23                      | S3X_JTAG_TCK             | TRUE | 54 24 23     | S3X_JTAG_TMS          | TRUE  | 54 24 23 | S3X_JTAG_TMS          | 54 24 23        |
| 54 24 23  | S3X_JTAG_TMS           | TRUE | 54 24 23                      | S3X_JTAG_TMS             | TRUE | 63 30        | TP_SMC_DEBUGPRT_EN_L  | TRUE  | 63 30    | TP_SMC_DEBUGPRT_EN_L  | 63 30           |
| 63 30     | TP_SMC_DEBUGPRT_EN_L   | TRUE | 63 30                         | TP_SMC_DEBUGPRT_EN_L     | TRUE | 63 14        | TP_SPKR_ID0           | TRUE  | 63 14    | TP_SPKR_ID0           | 63 14           |
| 63 14     | TP_SPKR_ID0            | TRUE | 63 14                         | TP_SPKR_ID0              | TRUE | 63 14        | TP_SPKR_ID1           | TRUE  | 63 14    | TP_SPKR_ID1           | 63 14           |
| 63 14     | TP_SPKR_ID1            | TRUE | 63 14                         | TP_SPKR_ID1              | TRUE |              |                       |       |          |                       |                 |



|   |  |                      |            |
|---|--|----------------------|------------|
| SYNC_MASTER=X260_ERIC   |  | SYNC_DATE=06/04/2015 |            |
| PAGE TITLE  |  |                      |            |
| <b>X260 Signal Aliases</b>  |  |                      |            |
|   |  | DRAWING NUMBER       | SIZE       |
|   |  | <SCH_NUM>            | D          |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |            |
|   |  | <E4LABEL>            |            |
|   |  | BRANCH               |            |
|   |  | <BRANCH>             |            |
|   |  | PAGE                 | 103 OF 130 |
|   |  | SHEET                | 63 OF 67   |

8

7

6

5

4

3

2

1

### NO\_TEST Nets

NO\_TEST

|       |                          |    |      |                          |       |
|-------|--------------------------|----|------|--------------------------|-------|
| 64 14 | NC_PCH_BT_I2S_CLK        | == | TRUE | NC_PCH_BT_I2S_CLK        | 14 64 |
| 64 14 | NC_PCH_BT_I2S_D2R        | == | TRUE | NC_PCH_BT_I2S_D2R        | 14 64 |
| 64 14 | NC_PCH_BT_I2S_R2D        | == | TRUE | NC_PCH_BT_I2S_R2D        | 14 64 |
| 64 14 | NC_PCH_BT_I2S_SYNC       | == | TRUE | NC_PCH_BT_I2S_SYNC       | 14 64 |
| 64 14 | NC_HDA_SDIN1             | == | TRUE | NC_HDA_SDIN1             | 14 64 |
| 64 15 | NC_PCI_PME_L             | == | TRUE | NC_PCI_PME_L             | 15 64 |
| 64 14 | NC_CLINK_CLK             | == | TRUE | NC_CLINK_CLK             | 14 64 |
| 64 14 | NC_CLINK_DATA            | == | TRUE | NC_CLINK_DATA            | 14 64 |
| 64 14 | NC_CLINK_RESET_L         | == | TRUE | NC_CLINK_RESET_L         | 14 64 |
| 64 5  | NC_DP_DDI2_AUXCH_CP      | == | TRUE | NC_DP_DDI2_AUXCH_CP      | 5 64  |
| 64 5  | NC_DP_DDI2_AUXCH_CN      | == | TRUE | NC_DP_DDI2_AUXCH_CN      | 5 64  |
| 64 5  | NC_DP_DDI2_ML_CP<0>      | == | TRUE | NC_DP_DDI2_ML_CP<0>      | 5 64  |
| 64 5  | NC_DP_DDI2_ML_CN<0>      | == | TRUE | NC_DP_DDI2_ML_CN<0>      | 5 64  |
| 64 5  | NC_DP_DDI2_ML_CP<1>      | == | TRUE | NC_DP_DDI2_ML_CP<1>      | 5 64  |
| 64 5  | NC_DP_DDI2_ML_CN<1>      | == | TRUE | NC_DP_DDI2_ML_CN<1>      | 5 64  |
| 64 5  | NC_DP_DDI2_ML_CP<2>      | == | TRUE | NC_DP_DDI2_ML_CP<2>      | 5 64  |
| 64 5  | NC_DP_DDI2_ML_CN<2>      | == | TRUE | NC_DP_DDI2_ML_CN<2>      | 5 64  |
| 64 5  | NC_DP_DDI2_ML_CP<3>      | == | TRUE | NC_DP_DDI2_ML_CP<3>      | 5 64  |
| 64 5  | NC_DP_DDI2_ML_CN<3>      | == | TRUE | NC_DP_DDI2_ML_CN<3>      | 5 64  |
| 64 30 | NC_TCON_BKLT_PWM         | == | TRUE | NC_TCON_BKLT_PWM         | 30 64 |
| 64 30 | NC_SMC_GFX_OVERTEMP      | == | TRUE | NC_SMC_GFX_OVERTEMP      | 30 64 |
| 64 30 | NC_SMC_GFX_THROTTLE_L    | == | TRUE | NC_SMC_GFX_THROTTLE_L    | 30 64 |
| 64 30 | NC_SMC_GFX_SELF_THROTTLE | == | TRUE | NC_SMC_GFX_SELF_THROTTLE | 30 64 |
| 64 30 | NC_SMC_FAN_0_CTL         | == | TRUE | NC_SMC_FAN_0_CTL         | 30 64 |
| 64 30 | NC_SMC_FAN_0_TACH        | == | TRUE | NC_SMC_FAN_0_TACH        | 30 64 |
| 64 30 | NC_SMC_FAN_1_CTL         | == | TRUE | NC_SMC_FAN_1_CTL         | 30 64 |
| 64 30 | NC_SMC_FAN_1_TACH        | == | TRUE | NC_SMC_FAN_1_TACH        | 30 64 |
| 64 30 | NC_SYS_ONEWIRE           | == | TRUE | NC_SYS_ONEWIRE           | 30 64 |
| 64 30 | NC_SMC_SOC_POR           | == | TRUE | NC_SMC_SOC_POR           | 30 64 |
| 64 30 | NC_SMC_DP_HPD_L          | == | TRUE | NC_SMC_DP_HPD_L          | 30 64 |
| 64 30 | NC_SPI_SMC_CLK           | == | TRUE | NC_SPI_SMC_CLK           | 30 64 |
| 64 30 | NC_SPI_SMC_CS_L          | == | TRUE | NC_SPI_SMC_CS_L          | 30 64 |
| 64 30 | NC_SPI_SMC_MISO          | == | TRUE | NC_SPI_SMC_MISO          | 30 64 |
| 64 30 | NC_SPI_SMC_MOSI          | == | TRUE | NC_SPI_SMC_MOSI          | 30 64 |
| 64 30 | NC_SMC_ACTUATOR_ACTIVE_L | == | TRUE | NC_SMC_ACTUATOR_ACTIVE_L | 30 64 |
| 64 30 | NC_WIFI_DEBUGPRT_R2D_L   | == | TRUE | NC_WIFI_DEBUGPRT_R2D_L   | 30 64 |
| 64 30 | NC_WIFI_DEBUGPRT_D2R_L   | == | TRUE | NC_WIFI_DEBUGPRT_D2R_L   | 30 64 |

CPU/PCH

SMC

### Unused nets with offpage

(Nets with offpages not used on this project)

|       |                    |       |                   |    |
|-------|--------------------|-------|-------------------|----|
| 27    | CAM_SENSOR_WAKE_L  | 27    | CPUCORE_ISNS1_P   | 43 |
| 5     | JTAG_ISP_TDO       | 5     | CPUCORE_ISNS1_N   | 43 |
| 5     | TBT_POC_RESET      | 5     | CPUCORE_ISNS2_P   | 43 |
| 17    | LCD_PSR_EN         | 17    | CPUCORE_ISNS2_N   | 43 |
| 17    | TBT_X_PLUG_EVENT_L | 17    | CPUSA_ISNS_P      | 43 |
| 17    | TBT_T_PLUG_EVENT_L | 17    | CPUSA_ISNS_N      | 43 |
| 14    | TBT_X_PCI_RESET_L  | 14    | CPUGT_ISNS1_P     | 44 |
| 14    | TBT_T_PCI_RESET_L  | 14    | CPUGT_ISNS1_N     | 44 |
| 14    | TBT_X_CIO_PWR_EN   | 14    | CPUGT_ISNS2_P     | 44 |
| 14    | TBT_T_CIO_PWR_EN   | 14    | CPUGT_ISNS2_N     | 44 |
| 14    | TBT_X_USB_PWR_EN   | 14    | SOC_UART_D2R      | 17 |
| 14    | TBT_T_USB_PWR_EN   | 14    | SOC_UART_R2D      | 17 |
| 6     | BT_PWR_RST_L       | 6     | SOC_UART_CTS_L    | 17 |
| 6     | BT_TIMESTAMP       | 6     | SOC_UART_RTS_L    | 17 |
| 17    | PCH_SWD_IO         | 17    | CPU_CFG<4>        | 6  |
| 17    | PCH_SWD_MUX_SEL    | 17    | DP_DDI2_HPD       | 5  |
| 17    | SOC_WAKE_L         | 17    | XDP_USB_EXTC_OC_L | 16 |
| 17    | PCH_SWD_CLK        | 17    | XDP_USB_EXTD_OC_L | 16 |
| 16 63 | USB_EXTB_OC_L      | 16 63 | XDP_JTAG_ISP_TCK  | 16 |
| 17    | AUD_SPI_CS_L       | 17    | XDP_JTAG_ISP_TDI  | 16 |
| 17    | AUD_SPI_CLK        | 17    |                   |    |
| 17    | AUD_SPI_MISO       | 17    |                   |    |
| 17    | AUD_SPI_MOSI       | 17    |                   |    |

|   |  |                      |            |
|---|--|----------------------|------------|
| SYNC_MASTER=J92_DEVMLB  |  | SYNC_DATE=07/08/2014 |            |
| PAGE TITLE  |  |                      |            |
| <h2>Func Test / No Test</h2>  |  |                      |            |
|   |  | DRAWING NUMBER       | SIZE       |
|   |  | <SCH_NUM>            | D          |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |            |
|   |  | <E4LABEL>            |            |
|   |  | BRANCH               |            |
|   |  | <BRANCH>             |            |
|   |  | PAGE                 | 104 OF 130 |
|   |  | SHEET                | 64 OF 67   |



EE Chaz Probe Points

SSD & WiFi Chamber Test Points

|        |                      |          |
|--------|----------------------|----------|
| PPA504 | SMC_CBC_ON           | 30 41    |
| PPA505 | SMC_CHGR_INT_L       | 30 41    |
| PPA506 | MEM_A_CAA<0>         | 7 21     |
| PPA507 | MEM_A_CLK_P<0>       | 7 21     |
| PPA508 | MEM_A_CLK_N<0>       | 7 21     |
| PPA509 | MEM_A_CS_L<0>        | 7 21     |
| PPA510 | MEM_B_DQ<12>         | 7 22 62  |
| PPA511 | MEM_A_DQS_P<1>       | 7 21 62  |
| PPA512 | MEM_A_DQS_N<1>       | 7 21 62  |
| PPA513 | AP_DEV_WAKE          | 14 25    |
| PPA514 | AP_S0IX_WAKE_L       | 17 18    |
| PPA515 | AP_S0IX_WAKE_SEL     | 17 18    |
| PPA517 | MIPI_CLK_P           | 27 28    |
| PPA518 | MIPI_DATA_P          | 27 28    |
| PPA519 | PCH_BT_UART_D2R      | 17 26    |
| PPA520 | PCH_BT_UART_RTS_L    | 17 26    |
| PPA522 | PCIE_CAMERA_D2R_P    | 16 28    |
| PPA523 | PCIE_CLK100M_SSD_P   | 16 54 63 |
| PPA529 | AUD_PWR_EN           | 17 39    |
| PPA530 | BT_UART_RTS_L        | 25 26    |
| PPA531 | CAMERA_PWR_EN        | 14 27    |
| PPA533 | EDP_BKLT_PWM         | 9 53     |
| PPA534 | HDA_SDINO            | 14 39    |
| PPA537 | LCD_IRO_L            | 17 53    |
| PPA538 | MEM_CAM_A<8>         | 27 28    |
| PPA539 | MEM_CAM_CS_L         | 27 28    |
| PPA543 | MIPI_CLK_N           | 27 28    |
| PPA544 | MIPI_DATA_N          | 27 28    |
| PPA545 | PCH_BT_UART_CTS_L    | 17 26    |
| PPA546 | PCH_BT_UART_R2D      | 17 26    |
| PPA548 | PCIE_CAMERA_D2R_N    | 16 28    |
| PPA549 | PCIE_CLK100M_SSD_N   | 16 54 63 |
| PPA551 | PCIE_SSD_D2R_N<0>    | 16 63    |
| PPA552 | PCIE_SSD_D2R_P<0>    | 16 63    |
| PPA560 | SMC_BT_PWR_EN        | 25 30    |
| PPA562 | SMC_OOB1_R2D_L       | 30 59    |
| PPA563 | SMC_PROCHOT          | 30 31    |
| PPA564 | SMC_SENSOR_PWR_EN    | 30 32 34 |
| PPA565 | SMC_WAKE_SCI_L       | 15 30    |
| PPA566 | SMC_WIFI_PWR_EN      | 25 30    |
| PPA567 | AP_PCIE_WAKE_L       | 18 25    |
| PPA569 | SSD_SR_EN_L          | 15 59    |
| PPA570 | SYSCLK_CLK12M_SMC    | 18 30    |
| PPA571 | SYSCLK_CLK24M_SSD    | 18 54    |
| PPA572 | SYSCLK_CLK24M_CAMERA | 18 27 65 |
| PPA575 | TPAD_SPI_CS_L        | 17 29    |
| PPA576 | TPAD_SPI_INT_L       | 17 29    |

|        |                            |                |
|--------|----------------------------|----------------|
| PPA577 | USB3_EXT_A_D2R_N           | 16 60          |
| PPA578 | USB3_EXT_A_D2R_P           | 16 60          |
| PPA579 | CPU_CATERR_L               | 6 30           |
| PPA581 | MEM_B_CS_L<1>              | 7 22           |
| PPA582 | MEM_B_CKE<1>               | 7 22           |
| PPA583 | MEM_B_CAB<1>               | 7 22           |
| PPA584 | MEM_B_CAA<2>               | 7 22           |
| PPA587 | MEM_B_CAA<3>               | 7 22           |
| PPA594 | XDP_USB_EXT_A_OC_L         | 16 23 24 63    |
| PPA596 | USB_EXT_A_P                | 16 23          |
| PPA597 | USB_EXT_A_N                | 16 23          |
| PPA598 | PM_DS_W_PWRGD              | 15 30          |
| PPA500 | AP_CLKREQ_L                | 16 25          |
| PPA501 | AP_RESET_L                 | 14 25          |
| PPA502 | CAMERA_CLKREQ_L            | 16 27          |
| PPA503 | CAMERA_RESET_L             | 14 27          |
| PPA521 | CHGR_BOOST_DH              | 41             |
| PPA586 | CHGR_BOOST_DL              | 41             |
| PPA524 | CHGR_BUCK_DH               | 41             |
| PPA525 | CHGR_BUCK_DL               | 41             |
| PPA526 | CPUCORE_FCCM               | 42 43          |
| PPA527 | CPUGT_FCCM                 | 42 44          |
| PPA528 | CPUSA_FCCM                 | 42 43          |
| PPA532 | CPUCORE_PWM1               | 42 43          |
| PPA535 | CPUCORE_PWM2               | 42 43          |
| PPA536 | CPUGT_PWM1                 | 42 44          |
| PPA540 | CPUGT_PWM2                 | 42 44          |
| PPA541 | CPUSA_PWM                  | 42 43          |
| PPA542 | P1V2_DRVH                  | 47             |
| PPA547 | P1V2_DRVL                  | 47             |
| PPA589 | PVCCIO_DRVH                | 47             |
| PPA588 | PVCCIO_DRVL                | 47             |
| PPA550 | P1VSUS_DRVH                | 48             |
| PPA590 | P1VSUS_DRVL                | 48             |
| PPA553 | LPC_SERIRQ                 | 14 30          |
| PPA554 | SMC_CLK32K                 | 30 31          |
| PPA555 | SYSCLK_CLK32K_PCH          | 16 18          |
| PPA556 | SYSCLK_CLK32K_CAMERA_BT_AP | 18 25          |
| PPA557 | SYSCLK_CLK24M_PCH          | 16 18 63       |
| PPA558 | TPAD_SPI_IF_EN             | 17 29          |
| PPA559 | CPUCORE_GL1                | 43             |
| PPA561 | CPUCORE_GL2                | 43             |
| PPA568 | CPUGT_GL1                  | 44             |
| PPA573 | CPUGT_GL2                  | 44             |
| PPA574 | SMC_BC_ACOK                | 30 31 34 41 63 |
| PPA580 | P2V7NAND_DRVL              | 57             |
| PPA585 | P1V8SUS_PGOOD              | 46 48          |

|        |                     |                   |
|--------|---------------------|-------------------|
| TPA500 | PPDCIN_G3H          | 24 34 41 61 65    |
| TPA501 | PPDCIN_G3H          | 24 34 41 61 65    |
| TPA502 | PPDCIN_G3H          | 24 34 41 61 65    |
| TPA503 | PPDCIN_G3H          | 24 34 41 61 65    |
| TPA504 | GND                 |                   |
| TPA505 | GND                 |                   |
| TPA506 | SMC_ONOFF_L         | 29 30 31 32       |
| TPA507 | SSD_BOOT_L          | 17 54             |
| TPA508 | SMC_DEV_SUPPLY_L    | 30                |
| TPA509 | GND                 |                   |
| TPA510 | SMC_DEBUGPRT_TX_L   | 30 31 65          |
| TPA511 | SMC_DEBUGPRT_RX_L   | 30 31 65          |
| TPA512 | SSD_UART_R2D        | 17 63             |
| TPA513 | SSD_UART_D2R        | 17 63             |
| TPA514 | PCIE_TEST_D2R_P     | 16 65             |
| TPA515 | PCIE_TEST_D2R_N     | 16 65             |
| TPA516 | PCIE_TEST_R2D_P     | 16 65             |
| TPA517 | PCIE_TEST_R2D_N     | 16 65             |
| TPA518 | PCIE_CLK100M_TEST_P | 16 65             |
| TPA519 | PCIE_CLK100M_TEST_N | 16 65             |
| TPA520 | TEST_CLKREQ_L       | 16 65             |
| TPA521 | PLT_RST_L           | 5 14 15 19 26 30  |
| TPA522 | USB_TEST_P          | 16 65             |
| TPA523 | USB_TEST_N          | 16 65             |
| TPA524 | GND                 |                   |
| TPA525 | GND                 |                   |
| TPA526 | POWER_GATE_EN       | 23 24 41          |
| TPA527 | PP3V3R3V0_AON       | 23 41 61          |
| TPA528 | HIPWR_EN            | 23 41             |
| TPA529 | PM_SLP_S3_L         | 15 30 46 49 50 51 |

|          |                      |    |                      |                   |          |
|----------|----------------------|----|----------------------|-------------------|----------|
| 65 27 18 | SYSCLK_CLK24M_CAMERA | == | SYSCLK_CLK24M_CAMERA | 18 27 65          |          |
|          |                      |    | MAKE_BASE=TRUE       |                   |          |
| 24 23    | SMC_UART_TX          | == | TRUE                 | SMC_DEBUGPRT_TX_L | 30 31 65 |
| 24 23    | SMC_UART_RX          | == | TRUE                 | SMC_DEBUGPRT_RX_L | 30 31 65 |

NO\_TEST Nets

|       |                     |           |      |                     |       |
|-------|---------------------|-----------|------|---------------------|-------|
|       | NO_TEST             | MAKE_BASE |      |                     |       |
| 65 16 | NC_USB3_EXTB_D2RP   | ==        | TRUE | NC_USB3_EXTB_D2RP   | 16 65 |
| 65 16 | NC_USB3_EXTB_D2RN   | ==        | TRUE | NC_USB3_EXTB_D2RN   | 16 65 |
| 65 16 | NC_USB3_EXTB_R2D_CP | ==        | TRUE | NC_USB3_EXTB_R2D_CP | 16 65 |
| 65 16 | NC_USB3_EXTB_R2D_CN | ==        | TRUE | NC_USB3_EXTB_R2D_CN | 16 65 |
| 65 16 | NC_USB_EXTBP        | ==        | TRUE | NC_USB_EXTBP        | 16 65 |
| 65 16 | NC_USB_EXTBN        | ==        | TRUE | NC_USB_EXTBN        | 16 65 |
| 65 16 | NC_USB3_EXTC_D2RP   | ==        | TRUE | NC_USB3_EXTC_D2RP   | 16 65 |
| 65 16 | NC_USB3_EXTC_D2RN   | ==        | TRUE | NC_USB3_EXTC_D2RN   | 16 65 |
| 65 16 | NC_USB3_EXTC_R2D_CP | ==        | TRUE | NC_USB3_EXTC_R2D_CP | 16 65 |
| 65 16 | NC_USB3_EXTC_R2D_CN | ==        | TRUE | NC_USB3_EXTC_R2D_CN | 16 65 |
| 65 16 | NC_USB_EXTCP        | ==        | TRUE | NC_USB_EXTCP        | 16 65 |
| 65 16 | NC_USB_EXTCN        | ==        | TRUE | NC_USB_EXTCN        | 16 65 |
| 65 16 | NC_USB3_EXTD_D2RP   | ==        | TRUE | NC_USB3_EXTD_D2RP   | 16 65 |
| 65 16 | NC_USB3_EXTD_D2RN   | ==        | TRUE | NC_USB3_EXTD_D2RN   | 16 65 |
| 65 16 | NC_USB3_EXTD_R2D_CP | ==        | TRUE | NC_USB3_EXTD_R2D_CP | 16 65 |
| 65 16 | NC_USB3_EXTD_R2D_CN | ==        | TRUE | NC_USB3_EXTD_R2D_CN | 16 65 |
| 65 16 | NC_USB_EXTDP        | ==        | TRUE | NC_USB_EXTDP        | 16 65 |
| 65 16 | NC_USB_EXTDN        | ==        | TRUE | NC_USB_EXTDN        | 16 65 |

D

C

B

A

|                        |  |                      |  |
|------------------------|--|----------------------|--|
| SYNC_MASTER=J41 MLB    |  | SYNC_DATE=10/24/2012 |  |
| PAGE TITLE             |  |                      |  |
| Project FCT/NC/Aliases |  |                      |  |
| DRAWING NUMBER         |  | SIZE                 |  |
| <SCH_NUM>              |  | D                    |  |
| REVISION               |  |                      |  |
| <E4LABEL>              |  |                      |  |
| BRANCH                 |  |                      |  |
| <BRANCH>               |  |                      |  |
| PAGE                   |  |                      |  |
| 105 OF 130             |  |                      |  |
| SHEET                  |  |                      |  |
| 65 OF 67               |  |                      |  |

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# Reserved for Constraints!

## Change List:

<radar://component/633819> X260 HW EE Schematic | Proto 0  
<radar://component/634034> X260 HW EE Schematic | Proto 1  
<radar://component/634038> X260 HW EE Schematic | Proto 2  
<radar://component/634042> X260 HW EE Schematic | EVT  
<radar://component/634046> X260 HW EE Schematic | DVT

## Kismet:


<afp://kismet.apple.com/Kismet-Projects/>

## Useful Wiki Links:

Schematic Conventions - <<https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>>  
Schematic Design Wiki - <[https://hmts.ecs.apple.com/wiki/index.php/Schematic\\_Design](https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design)>

## Other Info:

Page Allocations - <radar:19817053> 2015 Mobile Mac Schematic Page Allocations

| PAGE TITLE   |                             |
|--|-----------------------------|
| <b>Reference</b>   |                             |
|  Apple Inc.   | DRAWING NUMBER<br><SCH_NUM> |
|  | REVISION<br><E4LABEL>       |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED | BRANCH<br><BRANCH>          |
|  | PAGE<br>120 OF 130          |
|  | SHEET<br>66 OF 67           |

8

7

6

5


4

3

2

1

### Power State Debug LEDs



D

D

C

C

B

B

A

A

|   |                |                  |  |
|---|----------------|------------------|--|
| SYNC_MASTER=MASTER  |                | SYNC_DATE=MASTER |  |
| PAGE TITLE  |                |                  |  |
| <h2>Debug Support</h2>  |                |                  |  |
|   | DRAWING NUMBER | SIZE             |  |
|   | <SCH_NUM>      | D                |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED | REVISION       | <E4LABEL>        |  |
|   | BRANCH         | <BRANCH>         |  |
|   | PAGE           | 130 OF 130       |  |
|   | SHEET          | 67 OF 67         |  |

8

7

6

5

4

3

2

1